

1 Alan P. Block (SBN 143783)  
2 ablock@McKoolSmith.com  
3 MCKOOL SMITH, P.C.  
4 300 South Grand Avenue, Suite 2900  
5 Los Angeles, California 90071  
6 Telephone: (213) 694-1200  
7 Facsimile: (213) 694-1234

8 Timothy Devlin (to be admitted *pro hac vice*)  
9 DEVLIN LAW FIRM LLC  
10 1526 Gilpin Avenue  
11 Wilmington, Delaware 19806  
12 Telephone: (302) 449-9010  
13 Facsimile: (302) 353-4251

14 David Sochia (to be admitted *pro hac vice*)  
15 dsochia@McKoolSmith.com  
16 Ashley N. Moore (to be admitted *pro hac vice*)  
17 amoore@McKoolSmith.com  
18 Richard A. Kamprath (to be admitted *pro hac vice*)  
19 rkamprath@McKoolSmith.com  
20 Alexandra Easley (to be admitted *pro hac vice*)  
21 aeasley@McKoolSmith.com

22 MCKOOL SMITH, P.C.  
23 300 Crescent Court Suite 1500  
24 Dallas, TX 75201  
25 Telephone: (214) 978-4000  
26 Telecopier: (214) 978-4044

27 Attorneys for Plaintiff

28 **IN THE UNITED STATES DISTRICT COURT  
FOR THE CENTRAL DISTRICT OF CALIFORNIA**

29 BELL SEMICONDUCTOR, LLC

30 Plaintiff,

31 v.

32 OMNIVISION TECHNOLOGIES,  
33 INC.

34 Defendant.

**Case No. 8:22-cv-1512**

**ORIGINAL COMPLAINT**

**JURY TRIAL DEMANDED**

1 Plaintiff Bell Semiconductor, LLC (“Bell Semic” or “Plaintiff”) brings this  
2 Complaint against Defendant OmniVision Technologies, Inc. (“OmniVision”) for  
3 infringement of U.S. Patent No. 7,007,259 (“the ’259 patent”). Plaintiff, on personal  
4 knowledge of its own acts, and on information and belief as to all others based on  
5 investigation, alleges as follows:

6 **SUMMARY OF THE ACTION**

7 1. This is a patent infringement suit relating to OmniVision’s unauthorized  
8 and unlicensed use of the ’259 patent. The circuit design methodology claimed in the  
9 ’259 patent is used by OmniVision in the production of one or more of its devices,  
10 including its OV64C and/or OV48C CMOS image sensors.

11 2. Semiconductor devices include different kinds of materials to function as  
12 intended. For example, these devices typically include both metal (i.e., conductor) and  
13 insulator materials, which are deposited or otherwise processed sequentially in layers  
14 to form the final device. These layers—and the interconnects and components formed  
15 within them—have gotten much smaller over time, increasing the performance of these  
16 devices dramatically. As a result, it has become even more important to keep the layers  
17 planar as the device is being built because defects and warpage can cause fabrication  
18 issues and malfunctioning of the device. Manufacturers use a process called Chemical  
19 Mechanical Planarization/Polishing (“CMP”) to smooth out the surface of the device  
20 periodically between deposition and/or etching of each layer. This allows subsequent  
21 layers to be built and connected more easily with fewer opportunities for short circuits  
22 or other errors that render the device defective. CMP functions best when there is a  
23 certain density and variance of the same material on the surface of the chip. This is  
24 because different materials will be “polished” away at different rates, leading to erosion  
25 or dishing on the surface. To reduce this problem “dummy” material, also known as  
26 “dummy fill,” is typically inserted into low-density regions of the device to increase the  
27 overall uniformity of the structures on the surface of the layer and reduce the density  
28

1 variability across the surface of the device. However, dummy fill can increase  
2 capacitance if it is placed too close to signal wires, which slows the transmission speed  
3 of signals and degrades the overall performance of the device.

4 3. Prior to development of the methodology described in the '259 patent, the  
5 most widely implemented technology for insertion of dummy metal into a circuit design  
6 required hardcoding a large “stay-away” distance between the dummy metal and clock  
7 nets, which led to less space available for dummy metal insertion. This methodology  
8 often made it impossible to insert enough dummy metal to meet the required minimum  
9 density. The traditional dummy fill tools would often complete their run without  
10 reaching the minimum density, thus requiring at least a second run of the tool for the  
11 problem areas. In each problem area, the “stay-away” distance was reduced manually.  
12 And if there was more than one problem area, the manufacturer would have to make  
13 multiple runs of the tool, as it would have to address one problem area at a time. This  
14 was an involved, iterative process that had the potential to negatively impact the  
15 fabrication schedule and potentially the yield of the run, causing costs to go up.

16 4. Vikram Shrowty and Santhanakrishnan Raman (“the Inventors”), the  
17 inventors of the '259 patent, understood the drawbacks of this “stay-away” design  
18 process and set out to develop a more efficient method for inserting dummy metal into  
19 a circuit design. The Inventors ultimately conceived of a dummy fill procedure that  
20 minimizes the negative timing impact of dummy metal on clock nets, while still  
21 achieving minimum density in a single run. The claimed invention begins by identifying  
22 free spaces on each layer of the circuit design suitable for dummy metal insertion as  
23 dummy regions. The dummy regions are then prioritized such that the dummy regions  
24 located adjacent to clock nets are filled with dummy metal last, thereby minimizing any  
25 timing impact on the clock nets.

26 5. The inventions disclosed in the '259 patent provide many advantages over  
27 the prior art. In particular, they provide a simple and efficient method for dummy metal  
28

1 insertion that minimizes the timing impact to clock nets and at the same time guarantees  
2 reaching minimum density in a single pass. *See* Ex. A at 6:11–15. As mentioned above,  
3 the patented invention results in the dummy regions being prioritized such that the  
4 dummy regions located adjacent to clock nets are filled with dummy metal last, thereby  
5 minimizing the timing impact on the clock nets. *See* Ex. A at 2:29–47. Additionally,  
6 some embodiments of the patented invention further prioritize the dummy regions such  
7 that the dummy regions adjacent to wider clock nets are filled with dummy metal after  
8 dummy regions that are located adjacent to narrower clock nets. *See* Ex. A at 2:35–39.  
9 These significant advantages are achieved through the use of the patented inventions  
10 and thus the '259 patent presents significant commercial value for companies like  
11 OmniVision.

12 6. Bell Semic brings this action to put a stop to OmniVision's unauthorized  
13 and unlicensed use of the inventions claimed in the '259 patent.

14 **THE PARTIES**

15 7. Plaintiff Bell Semic is a limited liability company organized under the  
16 laws of the State of Delaware with a place of business at One West Broad Street, Suite  
17 901, Bethlehem, PA 18018.

18 8. Bell Semic stems from a long pedigree that began at Bell Labs. Bell Labs  
19 sprung out of the Bell System as a research and development laboratory, and eventually  
20 became known as one of America's greatest technology incubators. Bell Labs  
21 employees invented the transistor in 1947 in Murray Hill, New Jersey. It was widely  
22 considered one of the most important technological breakthroughs of the time, earning  
23 the inventors the Nobel Prize in Physics. Bell Labs made the first commercial  
24 transistors at a plant in Allentown, Pennsylvania. For decades, Bell Labs licensed its  
25 transistor patents to companies throughout the world, creating a technological boom  
26 that led to the use of transistors in the semiconductor devices prevalent in most  
27 electronic devices today.

1           9.     Bell Semic, a successor to Bell Labs’ pioneering efforts, owns over 1,900  
2 worldwide patents and applications, approximately 1,500 of which are active United  
3 States patents. This patent portfolio of semiconductor-related inventions was  
4 developed over many years by some of the world’s leading semiconductor companies,  
5 including Bell Labs, Lucent Technologies, Agere Systems, and LSI Logic and LSI  
6 Corporation (“LSI”). This portfolio reflects technology that underlies many important  
7 innovations in the development of semiconductors and integrated circuits for high-tech  
8 products, including smartphones, computers, wearables, digital signal processors, IoT  
9 devices, automobiles, broadband carrier access, switches, network processors, and  
10 wireless connectors.

11           10.    The principals of Bell Semic all worked at Bell Labs’ Allentown facility,  
12 and have continued the rich tradition of innovating, licensing, and helping the industry  
13 at large since those early days at Bell Labs. For example, Bell Semic’s CTO was a LSI  
14 Fellow and Broadcom Fellow. He is known throughout the world as an innovator with  
15 more than 300 patents to his name, and he has a sterling reputation for helping  
16 semiconductor fabs improve their efficiency. Bell Semic’s CEO took a brief hiatus from  
17 the semiconductor world to work with Nortel Networks in the telecom industry during  
18 its bankruptcy. His efforts saved the pensions of tens of thousands of Nortel retirees  
19 and employees. In addition, several Bell Semic executives previously served as  
20 engineers at many of these companies and were personally involved in creating the  
21 ideas claimed throughout Bell Semic’s extensive patent portfolio.

22           11.    On information and belief, OmniVision has its principal place of business  
23 and headquarters at: 4275 Burton Drive, Santa Clara, California 95054, and maintains  
24 an office in this District at: 150 Progress, Suite 250, Irvine, California 92618. On  
25 information and belief, OmniVision develops, designs, and/or manufactures products  
26 in the United States, including in this District, according to the ’259 patented  
27 process/methodology; and/or uses the ’259 patented process/methodology in the United  
28

1 States, including in this District, to make products; and/or distributes, markets, sells, or  
2 offers to sell in the United States and/or imports products into the United States,  
3 including in this District, that were manufactured or otherwise produced using the  
4 patented process. Additionally, OmniVision introduces those products into the stream  
5 of commerce knowing that they will be sold and/or used in this District and elsewhere  
6 in the United States.

7 **JURISDICTION AND VENUE**

8 12. This is an action for patent infringement arising under the Patent Laws of  
9 the United States, Title 35 of the United States Code. Accordingly, this Court has  
10 subject matter jurisdiction under 28 U.S.C. §§ 1331 and 1338(a).

11 13. This Court has personal jurisdiction over OmniVision under the laws of  
12 the State of California, due at least to its substantial business in California and in this  
13 District. OmniVision has purposefully and voluntarily availed itself of the privileges of  
14 conducting business in the United States, in the State of California, and in this District  
15 by continuously and systematically placing goods into the stream of commerce through  
16 an established distribution channel with the expectation that they will be purchased by  
17 consumers in this District. In the State of California and in this District, OmniVision,  
18 directly or through intermediaries: (i) performs at least a portion of the infringements  
19 alleged herein; (ii) develops, designs, and/or manufactures products according to the  
20 '259 patented process/methodology; (iii) distributes, markets, sells, or offers to sell  
21 products formed according to the '259 patented process/methodology; and/or (iv)  
22 imports products formed according to the '259 patented process/methodology.

23 14. On information and belief, venue is proper in this Court pursuant to 28  
24 U.S.C. §§ 1391 and 1400 because OmniVision has committed, and continues to  
25 commit, acts of infringement in this District and has a regular and established place of  
26 business in this District. For example, OmniVision maintains a regular and established  
27 place of business in the District at: 150 Progress, Suite 250, Irvine, California 92618.

1           15.     Currently, OmniVision is advertising more than 10 jobs in the Irvine area.  
2     These positions include those that relate to the '259 patented technology, such as  
3     positions for a Layout Design Engineer, Digital Design Engineer and Analog Design  
4     Engineer, among others. *See* Search Results for Current OmniVision Job Openings,  
5     LinkedIn (available at: [https://www.linkedin.com/jobs/search/?currentJobId=315412](https://www.linkedin.com/jobs/search/?currentJobId=3154129335&f_C=17002&f_CR=103644278&geoId=103644278&keywords=irvine&location=United%20States&refresh=true&sortBy=R)  
6     9335&f\_C=17002&f\_CR=103644278&geoId=103644278&keywords=irvine&locatio  
7     n=United%20States&refresh=true&sortBy=R) (last visited August 9, 2022). Indeed,  
8     one such Analog Design Engineer position specifically requires experience with, or  
9     knowledge of, "CMOS image sensor readout circuit design." *See*  
10    <https://www.linkedin.com/jobs/view/2968063806>. Moreover, on information and  
11    belief, OmniVision employs approximately 10 engineers in the Irvine area and, as set  
12    forth above, is actively seeking to hire more. *See* Search Results for Current  
13    OmniVision Employees, LinkedIn (available at  
14    [https://www.linkedin.com/search/results/people/?currentCompany=%5B%2217002%](https://www.linkedin.com/search/results/people/?currentCompany=%5B%2217002%22%5D&geoUrn=%5B%22102095887%22%5D&origin=FACETED_SEARCH&sid=A1O&title=engineer)  
15    22%5D&geoUrn=%5B%22102095887%22%5D&origin=FACETED\_SEARCH&sid  
16    =A1O&title=engineer) (last visited August 9, 2022).

17           16.     Venue is also convenient in this District. This is at least true because of  
18    this District's close ties to this case—including the technology, relevant witnesses, and  
19    sources of proof noted above—and its ability to quickly and efficiently move this case  
20    to resolution. Further, OmniVision has been involved in litigation in this District on  
21    multiple occasions.

22           17.     On information and belief, Bell Semic's cause of action arises directly  
23    from OmniVision's circuit design work and other activities in this District. Moreover,  
24    on information and belief, OmniVision has derived substantial revenues from its  
25    infringing acts occurring within the State of California and within this District.

26                                     **U.S. PATENT NO. 7,007,259**

1 18. Bell Semic is the owner by assignment of the '259 patent. The '259 patent  
2 is titled "Method for Providing Clock-Net Aware Dummy Metal Using Dummy  
3 Regions." The '259 patent issued on February 28, 2006. A true and correct copy of the  
4 '259 patent is attached as Exhibit A.

5 19. The inventors of the '259 patent are Vikram Shrowty and  
6 Santhanakrishnan Raman.

7 20. The application that resulted in the issuance of the '259 patent was filed  
8 on July 31, 2003. The '259 patent claims priority to July 31, 2003.

9 21. The '259 patent generally relates to "methods for patterning dummy metal  
10 to achieve planarity for chemical-mechanical polishing of integrated circuits, and more  
11 particularly to a dummy fill software tool that provides clock-net aware dummy metal  
12 using dummy regions." Ex. A at 1:7–11.

13 22. The background section of the '259 patent identifies the shortcomings of  
14 the prior art. More specifically, the specification describes that the prior circuit design  
15 methodology was disadvantageous because it was "often impossible to insert enough  
16 dummy metal into a tile to meet the required minimum density without reducing the  
17 large dummy-to-clock distance." Ex. A at 2:3–10. Use of this design process meant that  
18 a second run of the metal-fill tool was often required in order to meet the density  
19 requirements for all of the tiles. Ex. A at 2:10–14. Having to rerun the tool to meet the  
20 density requirements made the design process an "involved, iterative process[,]” which  
21 could "significantly impact the design schedule." Ex. A at 2:14–18.

22 23. In light of the drawbacks of the prior art, the Inventors recognized the need  
23 to "minimize[] the negative timing impact of dummy metal on clock nets, while at the  
24 same time achieving minimum density in a single run." Ex. A at 2:19–23. The  
25 inventions claimed in the '259 patent addresses this need.

26 24. The '259 patent contains three independent claims and 37 total claims,  
27 covering a method and computer readable medium for circuit design. Claim 1 reads:  
28



1 1. A method for inserting dummy metal into a circuit design, the circuit  
2 design including a plurality of objects and clock nets, the method  
3 comprising:

4 (a) identifying free spaces on each layer of the circuit design suitable  
5 for dummy metal insertion as dummy regions, and

6 (b) prioritizing the dummy regions such that the dummy regions  
7 located adjacent to clock nets are filled with dummy metal last,  
8 thereby minimizing any timing impact on the clock nets.

9 25. This claim, as a whole, provides significant benefits and improvements to  
10 the function of the semiconductor device, *e.g.*, minimizing the negative timing impact  
11 of dummy metal on clock nets while also reducing the opportunity for dishing and  
12 erosion that could result in inaccurate transfer of patterns during lithography,  
13 suboptimal layouts/designs, inaccurate timing, reduced signal integrity, crosstalk delay,  
14 noise issues, increased probability of failure, and ultimately defective or  
15 underperforming devices. *See, e.g.*, Ex. A at 6:11–15.

16 26. The claims of the '259 patent also recite inventive concepts that improve  
17 the functioning of the fabrication process, particularly as to dummy filling. The claims  
18 of the '259 patent disclose a new and novel solution to specific problems related to  
19 improving semiconductor fabrication. As explained in detail above and in the '259  
20 patent specification, the claimed inventions improve upon the prior art processes by  
21 prioritizing dummy regions such that the dummy regions located adjacent to clock nets  
22 are filled with dummy metal last. This has the advantage of reducing the impact of  
23 dummy metal on signal and clock lines and increasing the efficiency, yield, and  
24 design/layout miniaturization and flexibility of the manufacturing process. The claimed  
25 inventive processes also increase performance and signal integrity, while reducing  
26 crosstalk delay, noise issues, probability of failure, and defective and/or  
27 underperforming devices.

**COUNT I – INFRINGEMENT OF U.S. PATENT NO. 7,007,259**

1  
2 27. Bell Semic re-alleges and incorporates by reference the allegations of the  
3 foregoing paragraphs as if fully set forth herein.

4 28. The '259 patent is valid and enforceable under the United States Patent  
5 Laws.

6 29. Bell Semic owns, by assignment, all right, title, and interest in and to the  
7 '259 patent, including the right to collect for past damages.

8 30. A copy of the '259 patent is attached at Exhibit A.

9 31. On information and belief, OmniVision has and continues to directly  
10 infringe pursuant to 35 U.S.C. § 271(a) one or more claims of the '259 patent by using  
11 the patented methodology to design one or more devices—including, as an example,  
12 the OV64C and/or OV48C CMOS image sensors—in the United States.

13 32. On information and belief, OmniVision employs a variety of design tools,  
14 for example, Cadence, Synopsys, and/or Siemens tools, to insert dummy metal into a  
15 circuit design (the “Accused Processes”) as recited in the '259 patent claims. As one  
16 example, OmniVision’s Accused Processes perform a method for inserting dummy  
17 metal into a circuit design, where the circuit design includes a plurality of objects and  
18 clock nets as required by claim 1 of the '259 patent. OmniVision does so by employing  
19 a design tool, such as at least one of a Cadence, Synopsys, and/or Siemens tool, to insert  
20 dummy metal into a circuit design for its OV64C and/or OV48C CMOS image sensors.  
21 Moreover, the OV64C and OV48C CMOS image sensors’ designs include a plurality  
22 of objects, such as cells, interconnects, signal nets, and clock nets.

23 33. OmniVision’s Accused Processes also identify free spaces on each layer  
24 of the circuit design suitable for dummy metal insertion as dummy regions. OmniVision  
25 does so by employing a design tool, such as at least one of the Cadence, Synopsys,  
26 and/or Siemens tools, to identify free spaces on each layer of its OV64C and/or OV48C

1 CMOS image sensors' circuit designs suitable for dummy metal insertion as dummy  
2 regions.

3 34. OmniVision's Accused Processes also prioritize the dummy regions such  
4 that the dummy regions located adjacent to clock nets are filled with dummy metal last,  
5 thereby minimizing any timing impact on the clock nets. OmniVision does so by  
6 employing a design tool, such as at least one of the Cadence, Synopsys, and/or Siemens  
7 tools, to prioritize dummy regions such that those adjacent to clock nets are filled with  
8 dummy metal last. For example, the Accused Processes assign a "high cost" to adding  
9 metal fill near the clock nets and "lower cost" to adding metal fill near signal, power,  
10 and ground nets. Assigning "cost" in this way fills dummy regions adjacent to clock  
11 nets last and minimizes any timing impact on the clock nets. An exemplary  
12 infringement analysis showing infringement of one or more claims of the '259 patent  
13 is set forth in Exhibit B. The declaration of Lloyd Linder, an expert in the field of  
14 semiconductor device design, is attached at Exhibit C and further describes  
15 OmniVision's infringement of the '259 patent.

16 35. OmniVision's Accused Processes infringe and continue to infringe one or  
17 more claims of the '259 patent during the pendency of the '259 patent.

18 36. On information and belief, OmniVision has and continues to infringe  
19 pursuant to 35 U.S.C. § 271, *et seq.*, directly or indirectly, either literally or under the  
20 doctrine of equivalents, by using the Accused Processes in violation of one or more  
21 claims of the '259 patent. OmniVision has and continues to infringe pursuant to 35  
22 U.S.C. § 271, *et seq.*, directly or indirectly, either literally or under the doctrine of  
23 equivalents, by making, selling, or offering to sell in the United States, or importing  
24 into the United States products manufactured or otherwise produced using the Accused  
25 Processes in violation of one or more claims of the '259 patent.

1 37. OmniVision’s infringement of the ’259 patent is exceptional and entitles  
2 Bell Semic to attorneys’ fees and costs incurred in prosecuting this action under 35  
3 U.S.C. § 285.

4 38. Bell Semic has been damaged by OmniVision’s infringement of the ’259  
5 patent and will continue to be damaged unless OmniVision is enjoined by this Court.  
6 Bell Semic has suffered and continues to suffer irreparable injury for which there is no  
7 adequate remedy at law. The balance of hardships favors Bell Semic, and public interest  
8 is not disserved by an injunction.

9 39. Bell Semic is entitled to recover from OmniVision all damages that Bell  
10 Semic has sustained as a result of OmniVision’s infringement of the ’259 patent,  
11 including without limitation and/or not less than a reasonable royalty.

12 **PRAYER FOR RELIEF**

13 WHEREFORE, Bell Semic respectfully requests that this Court enter judgment  
14 in its favor as follows and award Bell Semic the following relief:

- 15 (a) a judgment declaring that OmniVision has infringed one or more claims  
16 of the ’259 patent in this litigation pursuant to 35 U.S.C. § 271, *et seq.*;
- 17 (b) an award of damages adequate to compensate Bell Semic for infringement  
18 of the ’259 patent by OmniVision, in an amount to be proven at trial,  
19 including supplemental post-verdict damages until such time as  
20 OmniVision ceases its infringing conduct;
- 21 (c) a permanent injunction, pursuant to 35 U.S.C. § 283, prohibiting  
22 OmniVision and its officers, directors, employees, agents, consultants,  
23 contractors, suppliers, distributors, all affiliated entities, and all others  
24 acting in privity with OmniVision, from committing further acts of  
25 infringement;
- 26 (d) a judgment requiring OmniVision to make an accounting of damages  
27 resulting from OmniVision’s infringement of the ’259 patent;
- 28 (e) the costs of this action, as well as attorneys’ fees as provided by 35 U.S.C.  
§ 285;

1 (f) pre-judgment and post-judgment interest at the maximum amount  
2 permitted by law;

3 (g) all other relief, in law or equity, to which Bell Semic is entitled.

4 Dated: August 11, 2011

/s/ Alan P. Block

Alan P. Block 9SNB 143783)

[ablock@mckoolsmith.com](mailto:ablock@mckoolsmith.com)

MCKOOL SMITH P.C.

300 South Grand Avenue, Suite 2900

Los Angeles, CA 90071

Telephone: (213) 694-1200

Facsimile: (213) 694-1234

Timothy Devlin

**DEVLIN LAW FIRM LLC**

1526 Gilpin Avenue

Wilmington, Delaware 19806

Telephone: (302) 449-9010

Facsimile: (302) 353-4251

David Sochia (to be admitted *pro hac vice*)

[dsochia@McKoolSmith.com](mailto:dsochia@McKoolSmith.com)

Ashley N. Moore (to be admitted *pro hac vice*)

[amoore@McKoolSmith.com](mailto:amoore@McKoolSmith.com)

Richard A. Kamprath (to be admitted *pro hac vice*)

[rkamprath@McKoolSmith.com](mailto:rkamprath@McKoolSmith.com)

Alexandra Easley (to be admitted *pro hac vice*)

[aeasley@McKoolSmith.com](mailto:aeasley@McKoolSmith.com)

MCKOOL SMITH, P.C.

300 Crescent Court Suite 1500

Dallas, TX 75201

Telephone: (214) 978-4000

Telecopier: (214) 978-4044

*Attorneys for Plaintiff Bell Semiconductor,  
LLC*

**DEMAND FOR JURY TRIAL**

Plaintiff hereby demands a jury trial for all issues so triable.

Dated: August 11, 2022

/s/ Alan P. Block  
Alan P. Block 9SNB 143783)  
[ablock@mckoolsmith.com](mailto:ablock@mckoolsmith.com)  
MCKOOL SMITH P.C.  
300 South Grand Avenue, Suite 2900  
Los Angeles, CA 90071  
Telephone: (213) 694-1200  
Facsimile: (213) 694-1234

Timothy Devlin  
**DEVLIN LAW FIRM LLC**  
1526 Gilpin Avenue  
Wilmington, Delaware 19806  
Telephone: (302) 449-9010  
Facsimile: (302) 353-4251

David Sochia (to be admitted *pro hac vice*)  
[dsochia@McKoolSmith.com](mailto:dsochia@McKoolSmith.com)  
Ashley N. Moore (to be admitted *pro hac vice*)  
[amoore@McKoolSmith.com](mailto:amoore@McKoolSmith.com)  
Richard A. Kamprath (to be admitted *pro hac vice*)  
[rkamprath@McKoolSmith.com](mailto:rkamprath@McKoolSmith.com)  
Alexandra Easley (to be admitted *pro hac vice*)  
[aeasley@McKoolSmith.com](mailto:aeasley@McKoolSmith.com)

MCKOOL SMITH, P.C.  
300 Crescent Court Suite 1500  
Dallas, TX 75201  
Telephone: (214) 978-4000  
Telecopier: (214) 978-4044

*Attorneys for Plaintiff Bell Semiconductor, LLC*

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

Exhibits:

- Exhibit A: '259 patent
- Exhibit B: Claim chart for the '259 patent
- Exhibit C: Expert declaration