

1 Alan P. Block (SBN 143783)  
2 ablock@mckoolsmith.com  
3 **MCKOOL SMITH, P.C.**  
4 300 South Grand Avenue, Suite 2900  
5 Los Angeles, California, Suite 2900  
6 Telephone: (213) 694-1200  
7 Facsimilie: (213) 694-1234

8 Paul Richter\*  
9 **DEVLIN LAW FIRM LLC**  
10 1526 Gilpin Avenue  
11 Wilmington, Delaware 19806  
12 Telephone: (302) 449-9010  
13 Facsimile: (302) 353-4251

14 David Sochia\*  
15 dsochia@McKoolSmith.com  
16 Ashley N. Moore\*  
17 amoore@McKoolSmith.com  
18 Richard A. Kamprath\*  
19 rkamprath@McKoolSmith.com  
20 Alexandra Easley\*  
21 aeasley@McKoolSmith.com

22 **MCKOOL SMITH, P.C.**  
23 300 Crescent Court Suite 1500  
24 Dallas, TX 75201  
25 \*Pro Hac Applications forthcoming

26 Attorneys for Plaintiff  
27 BELL SEMICONDUCTOR, LLC

28 **IN THE UNITED STATES DISTRICT COURT  
FOR THE CENTRAL DISTRICT OF CALIFORNIA**

29 BELL SEMICONDUCTOR, LLC  
30 Plaintiff,  
31 v.  
32 OMNIVISION TECHNOLOGIES  
33 INC.  
34 Defendant.

**Case No. 8:22-cv-1840**  
**ORIGINAL COMPLAINT**  
**JURY TRIAL DEMANDED**

1 Plaintiff Bell Semiconductor, LLC (“Bell Semic” or “Plaintiff”) brings this  
2 Complaint against Defendant OmniVision Technologies, Inc. (“OmniVision”) for  
3 infringement of U.S. Patent No. 7,396,760 (“the ’760 patent”). Plaintiff, on personal  
4 knowledge of its own acts, and on information and belief as to all others based on  
5 investigation, alleges as follows:

6 **SUMMARY OF THE ACTION**

7 1. This is a patent infringement suit relating to OmniVision’s unauthorized  
8 and unlicensed use of the ’760 patent. The circuit design methodologies claimed in the  
9 ’760 patent are used by OmniVision in the production of one or more of its  
10 semiconductor chips, including its OA7000 Image Processor.

11 2. Traditionally, the process flow for IC design is highly linear, with each  
12 phase of the design process depending on the previous steps. Accordingly, when  
13 revisions to portions of the physical design are made, as typically happens numerous  
14 times during the design process, all the subsequent steps typically need to be redone in  
15 their entirety for at least the layer, if not the entire device. This is because regardless  
16 of the size or extent of the revision to the physical design, the changes must be merged  
17 into a much larger integrated circuit design and then the remaining steps of the design  
18 process flow re-run.

19 3. Semiconductor devices include different kinds of materials to function as  
20 intended. For example, these devices typically include both metal (*i.e.*, conductor) and  
21 insulator materials, which are deposited or otherwise processed sequentially in layers  
22 to form the final device. These layers—and the interconnects and components formed  
23 within them—have gotten much smaller over time, increasing the performance of these  
24 devices dramatically. As a result, it has become even more important to keep the layers  
25 planar as the device is being built because defects and warpage can cause fabrication  
26 issues and malfunctioning of the device.

1           4.     Manufacturers use a process called Chemical Mechanical  
2 Planarization/Polishing (“CMP”) to smooth out the surface of the device to prepare the  
3 device for further processing, such as deposition of another layer. This allows  
4 subsequent layers to be built and connected more easily with fewer opportunities for  
5 short circuits or other errors that render the device defective. CMP functions best when  
6 there is a certain density and variance of the same material on the surface of the chip.  
7 This is because different materials will be “polished” away at different rates, leading to  
8 erosion or dishing on the surface.

9           5.     To reduce this problem “dummy” material, also known as “dummy fill,”  
10 is typically inserted into low-density regions of the device to increase the overall  
11 uniformity of the structures on the surface of the layer and reduce the density variability  
12 across the surface of the device. However, dummy fill can increase capacitance if it is  
13 placed too close to signal wires, which slows the transmission speed of signals and  
14 degrades the overall performance of the device.

15           6.     Just as unwanted capacitance can result from the interaction of elements  
16 within the layer of an integrated circuit, it can also result from interaction of elements  
17 across adjacent layers. While certain elements (such as signal lines and power lines)  
18 cannot be easily moved without affecting circuit performance, there is substantially  
19 more flexibility regarding placement, positioning, and spacing of non-signal carrying  
20 features such as dummy fill, even when certain quantities of dummy fill are needed  
21 within layers and portions of layers to meet processing requirements.

22           7.     Prior to development of the methodology described in the ’760 patent, the  
23 placement of dummy fill in the open areas of the interconnect layer was performed  
24 based primarily upon meeting density requirements. To the extent that timing and  
25 capacitance effects were considered in dummy fill dimensions, orientation, positioning,  
26 or otherwise in dummy fill placement, the conventional dummy fill tools at the time  
27 only considered intralayer effects—i.e., interactions between dummy fill features and  
28

1 other elements (such as signal nets) on that same layer. However, use of dummy fill  
2 that overlapped on successive layers could and often did create a substantial interlayer  
3 bulk capacitive effect that had a negative impact on circuit timing and performance,  
4 and which was not considered by the conventional dummy fill tools at the time even  
5 when they considered certain intralayer timing effects. *See* Ex. A at 1:43–2:6, 4:11–16.

6 8. Recognizing these drawbacks, as well as the importance of having a flat  
7 or planarized surface on the devices, the inventors of the '760 patent set out to develop  
8 a design process that would also consider the interlayer bulk capacitance created by  
9 overlapping dummy fill and consider those intralayer effects in arranging dummy fill  
10 in the chip layout so as to minimize the unwanted bulk capacitance created by  
11 overlapping dummy fill features.

12 9. The inventors of the '760 patent ultimately conceived of a method for  
13 addressing the interlayer capacitive effects of dummy fill by treating each successive  
14 set of layers as a pair and then rearranging the dummy fill in one or both layers so as to  
15 minimize their overlap. This was particularly advantageous in “intelligent dummy fill  
16 placement,” i.e., when timing impact is considered when placing dummy fill. *See* Ex.  
17 A at 2:10–19.

18 10. The inventions disclosed in the '760 patent provide many advantages over  
19 the prior art. In particular, rearranging the dummy fill features such that they do not  
20 align vertically in successive layers can reduce unwanted bulk capacitance introduced  
21 by dummy fill and thus minimize the interlayer capacitance. *See* Ex. A at 2:45–48,  
22 2:47–59, 3:30–33, 5:19–39. This removed unwanted bulk capacitance that would  
23 otherwise slow down signals in the circuit and adversely affect timing in the IC, thus  
24 improving its speed and performance. *See* Ex. A at 2:3–6. These significant advantages  
25 are achieved through the use of the patented inventions and thus the '760 patent presents  
26 significant commercial value for companies like OmniVision.

1 11. Bell Semic brings this action to put a stop to OmniVision’s unauthorized  
2 and unlicensed use of the inventions claimed in the ’760 patent.

3 **THE PARTIES**

4 12. Plaintiff Bell Semic is a limited liability company organized under the  
5 laws of the State of Delaware with a place of business at One West Broad Street, Suite  
6 901, Bethlehem, PA 18018.

7 13. Bell Semic stems from a long pedigree that began at Bell Labs. Bell Labs  
8 sprung out of the Bell System as a research and development laboratory, and eventually  
9 became known as one of America’s greatest technology incubators. Bell Labs  
10 employees invented the transistor in 1947 in Murray Hill, New Jersey. It was widely  
11 considered one of the most important technological breakthroughs of the time, earning  
12 the inventors the Nobel Prize in Physics. Bell Labs made the first commercial  
13 transistors at a plant in Allentown, Pennsylvania. For decades, Bell Labs licensed its  
14 transistor patents to companies throughout the world, creating a technological boom  
15 that led to the use of transistors in the semiconductor devices prevalent in most  
16 electronic devices today.

17 14. Bell Semic, a successor to Bell Labs’ pioneering efforts, owns over 1,900  
18 worldwide patents and applications, approximately 1,500 of which are active United  
19 States patents. This patent portfolio of semiconductor-related inventions was  
20 developed over many years by some of the world’s leading semiconductor companies,  
21 including Bell Labs, Lucent Technologies, Agere Systems, and LSI Logic and LSI  
22 Corporation (“LSI”). This portfolio reflects technology that underlies many important  
23 innovations in the development of semiconductors and integrated circuits for high-tech  
24 products, including smartphones, computers, wearables, digital signal processors, IoT  
25 devices, automobiles, broadband carrier access, switches, network processors, and  
26 wireless connectors.



1           19. This Court has personal jurisdiction over OmniVision under the laws of  
2 the State of California, due at least to its substantial business in California and in this  
3 District. OmniVision has purposefully and voluntarily availed itself of the privileges of  
4 conducting business in the United States, in the State of California, and in this District  
5 by continuously and systematically placing goods into the stream of commerce through  
6 an established distribution channel with the expectation that they will be purchased by  
7 consumers in this District. In the State of California and in this District, OmniVision,  
8 directly or through intermediaries: (i) performs at least a portion of the infringements  
9 alleged herein; (ii) develops, designs, and/or manufactures products according to the  
10 '760 patented process/methodology; (iii) distributes, markets, sells, or offers to sell  
11 products formed according to the '760 patented process/methodology; and/or (iv)  
12 imports products formed according to the '760 patented process/methodology.

13           20. On information and belief, venue is proper in this Court pursuant to 28  
14 U.S.C. §§ 1391 and 1400 because OmniVision has committed, and continues to  
15 commit, acts of infringement in this District and has a regular and established place of  
16 business in this District. For example, OmniVision maintains a regular and established  
17 place of business at 150 Progress, Suite 250, Irvine, CA 92618. Moreover, on  
18 information and belief, OmniVision employs approximately 10 engineers in the Irvine  
19 area. See Search Results for Current OmniVision Employees, LinkedIn (available at  
20 [https://www.linkedin.com/search/results/people/?currentCompany=%5B%2217002%  
21 22%5D&geoUrn=%5B%22102095887%22%5D&origin=FACETED\\_SEARCH&sid  
22 =A1O&title=engineer](https://www.linkedin.com/search/results/people/?currentCompany=%5B%2217002%22%5D&geoUrn=%5B%22102095887%22%5D&origin=FACETED_SEARCH&sid=A1O&title=engineer)) (last visited October 7, 2022).

23           21. Currently, on information and belief, OmniVision is advertising more than  
24 10 jobs in the Irvine area. These positions include those that relate to the '760 patented  
25 technologies, such as positions for a (Senior) Digital Design Engineer and (Senior)  
26 Analog Design Engineer, among others. See Search Results for Current OmniVision  
27 Job Openings, LinkedIn (available at:



1 [https://www.linkedin.com/jobs/search/?currentJobId=3154129335&f\\_C=17002&f\\_C](https://www.linkedin.com/jobs/search/?currentJobId=3154129335&f_C=17002&f_C)  
2 [R=103644278&geoId=103644278&keywords=irvine&location=United%20States&re](https://www.linkedin.com/jobs/search/?currentJobId=3154129335&f_C=17002&f_C)  
3 [fresh=true&sortBy=R](https://www.linkedin.com/jobs/search/?currentJobId=3154129335&f_C=17002&f_C)) (last visited October 7, 2022). Indeed, one such Analog Design  
4 Engineer position specifically requires experience with, or knowledge of, “CMOS  
5 image sensor readout circuit design.” See  
6 <https://www.linkedin.com/jobs/view/2968063806> (last visited October 7, 2022).

7 22. Venue is also convenient in this District. This is at least true because of  
8 this District’s close ties to this case—including the technology, relevant witnesses, and  
9 sources of proof noted above—and its ability to quickly and efficiently move this case  
10 to resolution.

11 23. On information and belief, Bell Semic’s causes of action arise directly  
12 from OmniVision’s circuit design work and other activities in this District. Moreover,  
13 on information and belief, OmniVision has derived substantial revenues from its  
14 infringing acts occurring within the State of California and within this District.

15 **U.S. PATENT NO. 7,396,760**

16  
17 24. Bell Semic is the owner by assignment of the ’760 patent. The ’760 patent  
18 is titled “Method and System for Reducing Inter-Layer Capacitance in Integrated  
19 Circuits.”

20 25. A true and correct copy of the ’760 patent is attached as Exhibit A.

21 26. The inventors of the ’760 patent are Kunal Taravade, Neal Callan, and  
22 Paul Filseth.

23 27. The ’760 patent issued on July 8, 2008 from an application filed on  
24 November 17, 2004.

25 28. The ’760 patent generally relates to “a method for reducing inter-layer  
26 capacitance” in integrated circuits “through dummy fill methodology.” Ex. A at 1:8–  
27 10.





1 obtaining a second dummy fill space for a second layer, the second  
2 layer being placed successively to the first layer;  
3 determining an overlap between the first dummy fill space and the  
4 second dummy fill space; and  
5 minimizing the overlap by re-arranging a plurality of first dummy  
6 fill features and a plurality of second dummy fill features,  
7 wherein the first dummy fill space includes non-signal carrying  
8 lines on the first layer and the second dummy fill space includes  
9 non-signal carrying lines on the second layer.

10 32. This claim, as a whole, provides significant benefits and improvements  
11 to the function of the semiconductor device, *e.g.*, minimizing interlayer bulk  
12 capacitance and thus improving the timing characteristics and performance of the IC  
13 while meeting interconnect density requirements during processing. *See, e.g.*, Ex. A at  
14 1:37–55, 5:19–39.

15 33. The claims of the '760 patent also recite inventive concepts that improve  
16 the functioning of the fabrication process, particularly as to dummy filling. The claims  
17 of the '760 patent disclose a new and novel solution to specific problems related to  
18 improving semiconductor fabrication. As explained in detail above and in the '760  
19 patent specification, the claimed inventions improve upon the prior art processes by  
20 considering successive layers rather than each layer on its own, and then determining  
21 the overlap between dummy fill features on successive layers before rearranging them  
22 to minimize their overlap and thus reduce interlayer bulk capacitance. This has  
23 advantages such as minimizing the parasitic capacitance of the interconnect layers,  
24 especially the bulk capacitance contributed by the interlayer effects of overlapping  
25 dummy fill features, while maintaining necessary interconnect density to meet  
26 fabrication requirements.

**COUNT I – INFRINGEMENT OF U.S. PATENT NO. 7,396,760**

1  
2 34. Bell Semic re-alleges and incorporates by reference the allegations of the  
3 foregoing paragraphs as if fully set forth herein.

4 35. The '760 patent is valid and enforceable under the United States Patent  
5 Laws.

6 36. Bell Semic owns, by assignment, all right, title, and interest in and to the  
7 '760 patent, including the right to collect for past damages.

8 37. A copy of the '760 patent is attached at Exhibit A.

9 38. On information and belief, OmniVision has and continues to directly  
10 infringe pursuant to 35 U.S.C. § 271(a) one or more claims of the '760 patent by  
11 using the patented methodology to design one or more semiconductor devices,  
12 including as one example the OA7000 Image Processor, in the United States.

13 39. On information and belief, OmniVision employs a variety of design  
14 tools, for example, Cadence, Synopsys, and/or Siemens tools, to rearrange dummy fill  
15 to minimize its overlap in successive layers (the "Accused Processes") as recited in  
16 the '760 patent claims. As one example, OmniVision's Accused Processes allow  
17 arrangement and rearrangement of dummy fill in a timing aware fashion, including  
18 with the ability to stagger the dummy fill in successive layers so as to minimize the  
19 interlayer bulk capacitance after determining their overlap as required by claim 1 of  
20 the '760 patent. OmniVision does so by employing a design tool, such as at least one  
21 of a Cadence, Synopsys, and/or Siemens tool, rearrange the dummy fill features in  
22 successive layers of its OA7000 Image Processor.

23 40. OmniVision's Accused Processes also form the dummy fill features in a  
24 grid within one or more of the successive layers, provide square-shaped dummy fill  
25 features in one or more of the successive layers, determine the dummy fill space  
26 based on a local pattern density in one or more of the successive layers, and minimize  
27 total bulk capacitance and/or certain of its components. OmniVision does so by  
28

1 employing a design tool, such as at least one of the Cadence, Synopsys, and/or  
2 Siemens tools, to implement dummy fill functionality in a timing-aware fashion and  
3 with consideration of interlayer capacitive effects in creation and design of its  
4 OA7000 Image Processor.

5 41. An exemplary infringement analysis showing infringement of one or  
6 more claims of the '760 patent is set forth in Exhibit B. The declaration of Dhaval  
7 Brahmhatt, an expert in the field of semiconductor device design, is attached at  
8 Exhibit C and further describes OmniVision's infringement of the '760 patent.

9 42. OmniVision's Accused Processes infringe and continue to infringe one  
10 or more claims of the '760 patent during the pendency of the '760 patent.

11 43. On information and belief, OmniVision has and continues to infringe  
12 pursuant to 35 U.S.C. § 271, *et. seq.*, directly or indirectly, either literally or under the  
13 doctrine of equivalents, by using the Accused Processes in violation of one or more  
14 claims of the '760 patent. OmniVision has and continues to infringe pursuant to 35  
15 U.S.C. § 271, *et. seq.*, directly or indirectly, either literally or under the doctrine of  
16 equivalents, by making, selling, or offering to sell in the United States, or importing  
17 into the United States products manufactured or otherwise produced using the  
18 Accused Processes in violation of one or more claims of the '760 patent.

19 44. OmniVision's infringement of the '760 patent is exceptional and entitles  
20 Bell Semic to attorneys' fees and costs incurred in prosecuting this action under 35  
21 U.S.C. § 285.

22 45. Bell Semic has been damaged by OmniVision's infringement of the '760  
23 patent and will continue to be damaged unless OmniVision is enjoined by this Court.  
24 Bell Semic has suffered and continues to suffer irreparable injury for which there is  
25 no adequate remedy at law. The balance of hardships favors Bell Semic, and public  
26 interest is not disserved by an injunction.



1 Dated: October 7, 2022

/s/ Alan P. Block

2 Alan P. Block (SBN 143783)  
3 ablock@mckoolsmith.com  
4 **MCKOOL SMITH, P.C.**  
5 300 South Grand Avenue, Suite 2900  
6 Los Angeles, California, Suite 2900  
7 Telephone: (213) 694-1200  
8 Facsimilie: (213) 694-1234

9 Paul Richter\*  
10 **DEVLIN LAW FIRM LLC**  
11 1526 Gilpin Avenue  
12 Wilmington, Delaware 19806  
13 Telephone: (302) 449-9010  
14 Facsimile: (302) 353-4251

15 David Sochia\*  
16 dsuchia@McKoolSmith.com  
17 Ashley N. Moore\*  
18 amoore@McKoolSmith.com  
19 Richard A. Kamprath\*  
20 rkamprath@McKoolSmith.com  
21 Alexandra Easley\*  
22 aeasley@McKoolSmith.com  
23 **MCKOOL SMITH, P.C.**  
24 300 Crescent Court Suite 1500  
25 Dallas, TX 75201

26 *\*Pro Hac Vice Applications forthcoming*

27 *Attorneys for Plaintiff Bell Semiconductor,*  
28 *LLC*

**DEMAND FOR JURY TRIAL**

Plaintiff hereby demands a jury trial for all issues so triable.

Dated: October 7, 2022

/s/ Alan P. Block

Alan P. Block (SBN 143783)

ablock@mckoolsmith.com

**MCKOOL SMITH, P.C.**

300 South Grand Avenue, Suite 2900

Los Angeles, California, Suite 2900

Telephone: (213) 694-1200

Facsimilie: (213) 694-1234

Paul Richter\*

**DEVLIN LAW FIRM LLC**

1526 Gilpin Avenue

Wilmington, Delaware 19806

Telephone: (302) 449-9010

Facsimile: (302) 353-4251

David Sochia\*

dsochia@McKoolSmith.com

Ashley N. Moore\*

amoore@McKoolSmith.com

Richard A. Kamprath\*

rkamprath@McKoolSmith.com

Alexandra Easley\*

aeasley@McKoolSmith.com

**MCKOOL SMITH, P.C.**

300 Crescent Court Suite 1500

Dallas, TX 75201

*\*Pro Hac Vice Applications forthcoming*

*Attorneys for Plaintiff Bell Semiconductor,  
LLC*