Cá	ase 8:22-cv-01979-JAK-MRW Docum	nent 1 Filed 10/27/22	Page 1 of 21 F	Page ID #:1
1 2 3 4 5 6 7 8 9	Alan P. Block (SBN 143783) ablock@mckoolsmith.com MCKOOL SMITH, P.C. 300 South Grand Avenue, Suite 29 Los Angeles, California Telephone: (213) 694-1200 Facsimile: (213) 694-1234 Paul Richter* DEVLIN LAW FIRM LLC 1526 Gilpin Avenue Wilmington, Delaware 19806 Telephone: (302) 449-9010 Facsimile: (302) 353-4251	00		
10	*Pro Hac Vice Application forthco	ming		
11	Attorneys for Plaintiff			
12	BELL SEMICONDUCTOR, LLC			
13 14		D STATES DISTRIC AL DISTRICT OF (
••				
15	BELL SEMICONDUCTOR LLC	Case No 8:2	2-cv-1979	
15 16	BELL SEMICONDUCTOR, LLC Plaintiff,	Case No. <u>8:2</u> ORIGINAL (
			2-cv-1979 COMPLAINT	
16	Plaintiff, v. OMNIVISION TECHNOLOGIES,	ORIGINAL ()
16 17	Plaintiff, v. OMNIVISION TECHNOLOGIES, INC.	ORIGINAL (COMPLAINT)
16 17 18	Plaintiff, v. OMNIVISION TECHNOLOGIES,	ORIGINAL (COMPLAINT)
16 17 18 19	Plaintiff, v. OMNIVISION TECHNOLOGIES, INC.	ORIGINAL (COMPLAINT)
16 17 18 19 20	Plaintiff, v. OMNIVISION TECHNOLOGIES, INC.	ORIGINAL (COMPLAINT	
16 17 18 19 20 21	Plaintiff, v. OMNIVISION TECHNOLOGIES, INC.	ORIGINAL (COMPLAINT)
 16 17 18 19 20 21 22 	Plaintiff, v. OMNIVISION TECHNOLOGIES, INC.	ORIGINAL (COMPLAINT)
 16 17 18 19 20 21 22 23 	Plaintiff, v. OMNIVISION TECHNOLOGIES, INC.	ORIGINAL (COMPLAINT	
 16 17 18 19 20 21 22 23 24 	Plaintiff, v. OMNIVISION TECHNOLOGIES, INC.	ORIGINAL (COMPLAINT	
 16 17 18 19 20 21 22 23 24 25 	Plaintiff, v. OMNIVISION TECHNOLOGIES, INC.	ORIGINAL (COMPLAINT	
 16 17 18 19 20 21 22 23 24 25 26 	Plaintiff, v. OMNIVISION TECHNOLOGIES, INC.	ORIGINAL (COMPLAINT	
 16 17 18 19 20 21 22 23 24 25 26 27 	Plaintiff, v. OMNIVISION TECHNOLOGIES, INC.	ORIGINAL (COMPLAINT	

Plaintiff Bell Semiconductor, LLC ("Bell Semic" or "Plaintiff") brings this 1 Complaint against Defendant OmniVision Technologies, Inc. ("OmniVision") for 2 infringement of U.S. Patent No. 7,231,626 ("the '626 patent") and U.S. Patent No. 3 6,436,807 ("the '807 patent"). Plaintiff, on personal knowledge of its own acts, and on 4 information and belief as to all others based on investigation, alleges as follows: 5

6

11

SUMMARY OF THE ACTION

This is a patent infringement suit relating to OmniVision's unauthorized 1. 7 and unlicensed use of the '626 patent and '807 patent. The circuit design methodologies 8 claimed in the '626 patent and'807 patent are used by OmniVision in the production of 9 one or more of its devices, including its including its OA7000 Image Processor 10 ("OmniVision Accused Product").

Traditionally, the process flow for IC design is highly linear, with each 2. 12 phase of the design process depending on the previous steps. Accordingly, when 13 revisions to portions of the physical design are made, as typically happens numerous 14 times during the design process, all the subsequent steps typically need to be redone 15 in their entirety for at least the layer, if not the entire device. This is because 16 regardless of the size or extent of the revision to the physical design, the changes must 17 be merged into a much larger integrated circuit design and then the remaining steps of 18 the design process flow re-run. 19

Before the inventions claimed in the '626 patent, the typical turnaround 3. 20 time for implementing a change to the physical design for cutting edge devices was 21 approximately one week regardless of the size of the change. This is extremely 22 inefficient in most instances where the change relates to only a small fraction of the 23 overall design. See Ex. A at 3:16-18 & Fig. 1. 24

The '626 patent's inventors solved this problem by defining a window 4. 25 that encloses a change specified by the revision to physical design. The window 26 defines an area that is less than the area of the entire circuit design. Only the nets 27

within that window are routed pursuant to the revision, leaving the remaining nets in
 the design unaffected. Then, the results of that incremental routing are inserted into a
 copy of the original IC design to produce a revised IC design that effects the physical
 design change without needing to redo the entire process flow.

Semiconductor devices include different kinds of materials to function 5. 5 as intended. For example, these devices typically include both metal (*i.e.*, conductor) 6 and insulator materials, which are deposited or otherwise processed sequentially in 7 layers to form the final device. These layers-and the interconnects and components 8 formed within them-have gotten much smaller over time, increasing the 9 performance of these devices dramatically. As a result, it has become even more 10 important to keep the layers planar as the device is being built because defects and 11 warpage can cause fabrication issues and malfunctioning of the device. Manufacturers 12 use a process called Chemical Mechanical Planarization/Polishing ("CMP") to 13 smooth out the surface of the device to prepare the device for further processing, such 14 as deposition of another layer. This allows subsequent layers to be built and connected 15 more easily with fewer opportunities for short circuits or other errors that render the 16 device defective. CMP functions best when there is a certain density and variance of 17 the same material on the surface of the chip. This is because different materials will 18 be "polished" away at different rates, leading to erosion or dishing on the surface. To 19 reduce this problem "dummy" material, also known as "dummy fill," is typically 20 inserted into low-density regions of the device to increase the overall uniformity of 21 the structures on the surface of the layer and reduce the density variability across the 22 surface of the device. However, dummy fill can increase capacitance if it is placed too 23 close to signal wires, which slows the transmission speed of signals and degrades the 24 overall performance of the device. 25

26 6. Prior to development of the methodology described in the '807 patent,
27 the placement of dummy fill in the open areas of the interconnect layer was performed

based upon a predetermined set density. However, use of predetermined set densities
was not ideal because it often resulted in unnecessary placement of dummy fill and
increased capacitance. For example, if the density of an active interconnect feature
was high in relation to an adjacent open area, then it would not be necessary to place
dummy fill in the corresponding open area at the predetermined density.

7. Recognizing these drawbacks, as well as the importance of having a flat or planarized surface on the devices, Donald Cwynar, Sudhanshu Misra, Dennis Ouma, Vivek Saxena, and John Sharpe ("the '807 Inventors"), the inventors of the '807 patent, set out to develop a design process that would achieve uniform density throughout the interconnect layer.

The '807 Inventors ultimately conceived of a method for making the 11 8. layout for an interconnect layout that allows for uniform density throughout the layer 12 and facilitates planarization during manufacturing of the device. The claimed 13 invention begins by determining an active interconnect feature density for each of a 14 15 plurality of layout regions of the interconnect layout. Dummy fill is then added to each layout region in order to obtain a desired density of active interconnect features 16 and dummy fill features in order to facilitate uniformity of planarization. In order to 17 add dummy fill in this manner, one must define a minimum dummy fill feature lateral 18 dimension based upon a dielectric layer deposition bias for a dielectric layer to be 19 deposited over the interconnect layer. 20

9. The inventions disclosed in the '807 patent provide many advantages over
the prior art. In particular, having a uniform density for each layout region facilitates
uniformity of planarization during manufacturing of the semiconductor device. *See* Ex.
D at 3:3-5, 5:9–12. Furthermore, adding dummy fill features to obtain a desired density
of active interconnect features and dummy fill features also helps ensure that dummy
fill features are not unnecessarily added. *Id.* at 2:63-67, 5:19-22. Avoiding unnecessary
dummy fill features is desirable because it deceases the parasitic capacitance of the

28

6

7

8

9

interconnect layer. *Id.* at 2:67-3:2, 5:22-24. The invention claimed in the '807 patent
also provides for the selective positioning of dummy fill features, which minimizes
parasitic capacitance. *Id.* at 5:28-33. These significant advantages are achieved through
the use of the patented inventions and thus the '807 patent presents significant
commercial value for companies like OmniVision.

10. Bell Semic brings this action to put a stop to OmniVision's unauthorized and unlicensed use of the inventions claimed in the '626 and '807 patents.

THE PARTIES

9 11. Plaintiff Bell Semic is a limited liability company organized under the
10 laws of the State of Delaware with a place of business at One West Broad Street, Suite
11 901, Bethlehem, PA 18018.

12. Bell Semic stems from a long pedigree that began at Bell Labs. Bell Labs 12 sprung out of the Bell System as a research and development laboratory, and eventually 13 became known as one of America's greatest technology incubators. Bell Labs 14 15 employees invented the transistor in 1947 in Murray Hill, New Jersey. It was widely considered one of the most important technological breakthroughs of the time, earning 16 the inventors the Nobel Prize in Physics. Bell Labs made the first commercial 17 transistors at a plant in Allentown, Pennsylvania. For decades, Bell Labs licensed its 18 transistor patents to companies throughout the world, creating a technological boom 19 that led to the use of transistors in the semiconductor devices prevalent in most 20 electronic devices today. 21

22232425

6

7

8

13. Bell Semic, a successor to Bell Labs' pioneering efforts, owns over 1,900 worldwide patents and applications, approximately 1,500 of which are active United States patents. This patent portfolio of semiconductor–related inventions was developed over many years by some of the world's leading semiconductor companies, including Bell Labs, Lucent Technologies, Agere Systems, and LSI Logic and LSI Corporation ("LSI"). This portfolio reflects technology that underlies many important

28

26

innovations in the development of semiconductors and integrated circuits for high-tech 1 products, including smartphones, computers, wearables, digital signal processors, IoT 2 devices, automobiles, broadband carrier access, switches, network processors, and 3 wireless connectors. 4

The principals of Bell Semic all worked at Bell Labs' Allentown facility, 14. 5 and have continued the rich tradition of innovating, licensing, and helping the industry 6 at large since those early days at Bell Labs. For example, Bell Semic's CTO was an LSI 7 Fellow and Broadcom Fellow. He is known throughout the world as an innovator with 8 more than 300 patents to his name, and he has a sterling reputation for helping 9 semiconductor fabs improve their efficiency. Bell Semic's CEO took a brief hiatus from 10 the semiconductor world to work with Nortel Networks in the telecom industry during its bankruptcy. His efforts saved the pensions of tens of thousands of Nortel retirees 12 and employees. In addition, several Bell Semic executives previously served as 13 engineers at many of these companies and were personally involved in creating the 14 15 ideas claimed throughout Bell Semic's extensive patent portfolio.

15. On information and belief, OmniVision has its principal place of business 16 and headquarters at 4275 Burton Drive, Santa Clara, California 95054. 17

16. On information and belief, OmniVision develops, designs, and/or 18 manufactures products in the United States, including in this District, according to the 19 Lakshmanan patented process/methodology; and/or uses the Lakshmanan patented 20 process/methodology in the United States, including in this District, to make products; 21 and/or distributes, markets, sells, or offers to sell in the United States and/or imports 22 products into the United States, including in this District, that were manufactured or 23 otherwise produced using the patented process. Additionally, OmniVision introduces 24 those products into the stream of commerce knowing that they will be sold and/or used 25 26 in this District and elsewhere in the United States.

27 28

1 2

3

4

JURISDICTION AND VENUE

17. This is an action for patent infringement arising under the Patent Laws of the United States, Title 35 of the United States Code. Accordingly, this Court has subject matter jurisdiction under 28 U.S.C. §§ 1331 and 1338(a).

18. This Court has personal jurisdiction over OmniVision under the laws of 5 the State of California, due at least to its substantial business in California and in this 6 District. OmniVision has purposefully and voluntarily availed itself of the privileges of 7 conducting business in the United States, in the State of California, and in this District 8 by continuously and systematically placing goods into the stream of commerce through 9 an established distribution channel with the expectation that they will be purchased by 10 consumers in this District. In the State of California and in this District, OmniVision, 11 directly or through intermediaries: (i) performs at least a portion of the infringements 12 alleged herein; (ii) develops, designs, and/or manufactures products according to the 13 '626 and '807 patented processes/methodologies; (iii) distributes, markets, sells, or 14 offers to sell products formed according to the '626 and '807 15 patented 16 processes/methodologies; and/or (iv) imports products formed according to the '626 and '807 patented processes/methodologies. 17

On information and belief, venue is proper in this Court pursuant to 28 19. 18 U.S.C. §§ 1391 and 1400 because OmniVision has committed, and continues to 19 commit, acts of infringement in this District and has a regular and established place of 20 business in this District. For example, OmniVision maintains a regular and established 21 place of business in the District at 150 Progress, Suite 250, Irvine, CA 92618. 22 Moreover, on information and belief, OmniVision employs approximately 5 engineers 23 in the Irvine area. See Search Results for Current OmniVision Employees, LinkedIn 24 (available 25 at

26 || https://www.linkedin.com/search/results/people/?currentCompany=%5B%2217002%

22%5D&geoUrn=%5B%22102095887%22%5D&origin=FACETED_SEARCH&sid
 =A1O&title=engineer) (last visited October 21, 2022).

20. Currently, on information and belief, OmniVision is advertising more than 3 10 jobs in the Irvine area. These positions include those that relate to the '760 patented 4 technologies, such as positions for a (Senior) Digital Design Engineer and (Senior) 5 Analog Design Engineer, among others. See Search Results for Current OmniVision 6 7 Job Openings, LinkedIn (available at: https://www.linkedin.com/jobs/search/?currentJobId=3154129335&f C=17002&f C 8 R=103644278&geoId=103644278&keywords=irvine&location=United%20States&re 9 fresh=true&sortBy=R) (last visited October 21, 2022). Indeed, one such Analog Design 10 Engineer position specifically requires experience with, or knowledge of, "CMOS 11 circuit image readout design." See 12 sensor https://www.linkedin.com/jobs/view/2968063806 (last visited October 21, 2022). 13

14 21. Venue is also convenient in this District. This is at least true because of
15 this District's close ties to this case—including the technology, relevant witnesses, and
16 sources of proof noted above—and its ability to quickly and efficiently move this case
17 to resolution. Further, OmniVision has purposely availed itself of the court system in
18 this District on multiple occasions.

19 22. On information and belief, Bell Semic's cause of action arises directly
20 from OmniVision's circuit design work and other activities in this District. Moreover,
21 on information and belief, OmniVision has derived substantial revenues from its
22 infringing acts occurring within the State of California and within this District.

23

<u>U.S. PATENT NO. 7,231,626</u>

24 23. Bell Semiconductor owns by assignment the entire right, title, and
25 interest in the '626 patent, entitled "Method Of Implementing An Engineering Change
26 Order In An Integrated Circuit Design By Windows."

27 28 24. A true and correct copy of the '626 patent is attached as Exhibit A.

25. The '626 patent issued to inventors Jason K. Hoff, Viswanathan 1 Lakshmanan, Michael Josephides, Daniel W. Prevedel, Richard D. Blinne, and 2 Johathan P. Kuppinger. 3

26. The application that resulted in issuance of the '626 patent, United States Patent Application No. 11/015,123, was filed December 17, 2004. It issued on June 5 12, 2007 and expires on July 26, 2025. 6

27. The '626 patent generally relates to "methods of implementing an engineering change order (ECO) in an integrated circuit design." Ex. A at 1:1–13.

28. The background section of the '626 patent identifies the shortcomings of 9 the prior art. More specifically, the specification describes that the prior circuit design 10 methodology was disadvantageous because "[i]n previous methods for implementing 11 an engineering change order (ECO) request in an integrated circuit design, design 12 tools are run for the entire integrated circuit design, even though the engineering 13 change order typically is only a small fraction of the size of the integrated circuit 14 design" Ex. A at 2:15–19. 15

16 29. The '626 patent elaborates that because "cell placement, routing, design rule check validation, and timing closure run times typically scale with the size of the 17 entire integrated circuit design," Ex. A at 2:20-22, this produced a "typical 18 turnaround time" of "about one week regardless of the size of the engineering change 19 order... because although the engineering change order may only have a size of a 20 few cells, it must be merged with an integrated circuit design that typically has a 21 much greater size." Id. at 2:37-44. Certain of these steps "may be especially time 22 consuming and resource intensive." Id. at 3:16-17. 23

30. The inventions disclosed in the '626 patent provide many advantages 24 over the prior art. In particular, they provide a simple and efficient method for 25 ensuring that revisions to the physical design of the IC do not unduly delay the 26 completion of the design process. As the '626 patent explains, "significant savings in 27

28

4

7

the resources required to perform routing, design rule check verification, net delay
 calculation, and parasitic extraction may be realized by creating windows in the
 integrated circuit design that include only the incremental changes to the overall
 integrated circuit design." Ex. A at 3:19–23.

31. As mentioned above, this is very beneficial because it substantially reduces the run time of the routing tools and related follow-on steps of the layout portion of the design process flow (such as calculation of net delay, design rule check, and parasitic extraction). Thus, it shortens the overall design timeline, and avoids cost overruns and delays, making it less costly to make changes later in the design process or more often. *See id.*

32. Given the aforementioned increased complexity of circuit designs and
the corresponding delays from design changes, these efficiency gains have become
more and more important in completing the design process without affecting time-tomarket. These significant advantages are achieved through the use of the patented
inventions and thus the '626 patent presents significant commercial value for chip
designers.

33. In light of the drawbacks of the prior art, the '626 patent's inventors
recognized the need for a circuit design methodology in which the time required to
implement an ECO "depend[s] on the number of net changes in the [ECO] rather than
on the total number of nets in the entire integrated circuit design." Ex. A at 2:51–53.
The inventions claimed in the'626 patent address this need.

34. The '626 patent contains two independent claims and 8 total claims,
covering a method and computer readable medium for implementing a change order
in an integrated circuit design. Claim 1 reads:

A method comprising steps of:
 (a) receiving as input an integrated circuit design;

ORIGINAL COMPLAINT

5

6

7

8

9

10

25

26

27

(b) receiving as input an engineering change order to the integrated circuit design;

(c) creating at least one window in the integrated circuit design that encloses a change to the integrated circuit design introduced by the engineering change order wherein the window is bounded by coordinates that define an area that is less than an entire area of the integrated circuit design;

(d) performing an incremental routing of the integrated circuit design only for each net in the integrated circuit design that is enclosed by the window;

(e) replacing an area in a copy of the integrated circuit design that is bounded by the coordinates of the window with results of the incremental routing to generate a revised integrated circuit design; and

(f) generating as output the revised integrated circuit design. 14 35. This claim, as a whole, provides significant benefits and improvements to the function of the semiconductor device design process, *e.g.*, providing a novel and substantially more efficient process flow in which only the affected nets would be 16 considered in the incremental routing. This results in substantial reduction in the 17 18 expected time of the design portion of producing semiconductor devices.

19 36. The claims of the '626 patent also recite inventive concepts that improve 20 the functioning of the fabrication process, particularly as to post-ECO routing. The claims of the '626 patent disclose a new and novel solution to specific problems 21 22 related to improving semiconductor fabrication. As explained in detail above and in 23 the '626 patent specification, the claimed inventions improve upon the prior art processes by ignoring nets that are unaffected by an ECO in performing routing 24 following the ECO. This has the advantage of substantially reducing the impact on 25 26 design schedule of ECOs and other layout changes, thus increasing the efficiency of 27 the design process and making it easier to improve the design and fix design errors

1

2

3

4

5

6

7

8

9

10

11

12

13

²⁸

without unduly delaying time-to-market. By making it easier to fix errors as they are 1 2 found, and causing substantially less incremental delay upon finding and fixing errors, the claimed inventive processes also increase the performance and reliability of the 3 finished product. Because of the claimed inventive processes, individual less 4 impactful design issues that still impact design performance (albeit not on a critical 5 scale) can be caught and fixed without costing the same delay as more substantial 6 7 errors.

8

13

15

16

U.S. PATENT NO. 7,436,807

Bell Semic is the owner by assignment of the '807 patent. The '807 patent 9 37. is titled "Method for Making an Interconnect Layer and a Semiconductor Device 10 Including the Same." The '807 patent issued on August 20, 2002. A true and correct 11 copy of the '807 patent is attached as Exhibit D. 12

38. The inventors of the '807 patent are Donald Cwynar, Sudhanshu Misra, Dennis Ouma, Vivek Saxena, and John Sharpe. 14

39. The application that resulted in the issuance of the '807 patent was filed on January 18, 2000. The '807 patent claims priority to January 18, 2000.

The '807 patent generally relates to "a method for making a layout for an 40. 17 interconnect layer that has uniform density throughout to facilitate planarization during 18 manufacturing of a semiconductor device." Ex. D at 2:43-46. The background section 19 of the '807 patent identifies the shortcomings of the prior art. More specifically, the 20 specification describes that the prior circuit design methodology was disadvantageous 21 because it could lead to "protrusions[] in the upper surface of the dielectric material[] 22 above respective active interconnect features[.]" Id. at 1:40-42. The specification states 23 that "if pattern density variations of the active interconnect features[] are large, CMP is 24 not adequate to sufficiently planarize the interconnect layer[.]" Id. at 1:67-2:2. 25 Although "[c]onventional layout algorithms" were typically used to place dummy fill 26 features in open areas of the interconnect layer, those algorithms placed dummy metal 27

"based upon a predetermined set density." *Id.* at 2:17-21. Relying on "predetermined
set densit[ies]" could lead to the unnecessary placement of dummy fill features, which
in turn could increase the parasitic capacitance of the interconnect layer. *Id.* at 2:31-33.
The specification notes that "variations in the density of the interconnect layer [could]
cause deviations when the interconnect layer [was] planarized." *Id.* at 2:35-37.

41. In light of the drawbacks of the prior art, the '807 Inventors recognized "a
need for making a layout for an interconnect layer that determines placement of dummy
fill features for achieving a uniform density throughout the interconnect layer." Ex. D
at 2:37–40. The inventions claimed in the '807 patent address this need.

42. The '807 patent contains two independent claims and 18 total claims.
Claim 1 reads:

1. A method for making a layout for an interconnect layer of a semiconductor device to facilitate uniformity of planarization during manufacture of the semiconductor device, the method comprising the steps of:

(a) determining an active interconnect feature density for each of a plurality of layout regions of the interconnect layout; and

(b) adding dummy fill features to each layout region to obtain a desired density of active interconnect features and dummy fill features to facilitate uniformity of planarization during manufacturing of the semiconductor device, the adding comprising defining a minimum dummy fill feature lateral dimension based upon a dielectric layer deposition bias for a dielectric layer to be deposited over the interconnect layer.

43. This claim, as a whole, provides significant benefits and improvements
to the function of the semiconductor device, *e.g.*, uniform planarization during
manufacturing, avoidance of adding unnecessary dummy fill features, and minimizing
parasitic capacitance. *See, e.g.*, Ex. D at 5:9–34.

ORIGINAL COMPLAINT

44. The claims of the '807 patent also recite inventive concepts that improve 1 2 the functioning of the fabrication process, particularly as to dummy filling. The claims of the '807 patent disclose a new and novel solution to specific problems related to 3 improving semiconductor fabrication. As explained in detail above and in the '807 4 patent specification, the claimed inventions improve upon the prior art processes by 5 determining an active interconnect feature density for each of a plurality of layout 6 regions of the interconnect layout and adding dummy fill to each layout region to 7 obtain a desired density of active interconnect features and dummy fill features to 8 facilitate uniformity of planarization. This has advantages such as avoiding the 9 unnecessary adding of dummy fill features and minimizing the parasitic capacitance 10 of the interconnect layer. 11

12

13

14

15

16

17

18

19

COUNT I – INFRINGEMENT OF U.S. PATENT NO. 7,231,626

45. Bell Semic re-alleges and incorporates by reference the allegations of the foregoing paragraphs as if fully set forth herein.

46. The '626 patent is valid and enforceable under the United States Patent Laws.

47. Bell Semic owns, by assignment, all right, title, and interest in and to the '626 patent, including the right to collect for past damages.

48. A copy of the '626 patent is attached at Exhibit A.

49. On information and belief, OmniVision has and continues to directly
infringe pursuant to 35 U.S.C. § 271(a) one or more claims of the '626 patent by
using the patented methodology to design one or more semiconductor devices,
including as one example the OmniVision Accused Product, in the United States.

50. On information and belief, OmniVision employs a variety of design tools,
for example, Cadence, Synopsys, and/or Siemens tools, to perform incremental routing
in implementing an ECO (the "Accused Processes") as recited in the '626 patent claims.
As one example, OmniVision's Accused Processes perform a method for only routing

the nets affected by the ECO and merging that changed area into the overall circuit
layout as required by claim 1 of the '626 patent. OmniVision does so by employing a
design tool, such as at least one of a Cadence, Synopsys, and/or Siemens tool, to
perform incremental routing as part of implementing an ECO for the OmniVision
Accused Product to generate a revised integrated circuit design.

51. OmniVision's Accused Processes also calculate and perform a parasitic
extraction only for each net in the IC design enclosed by the window defining the ECO.
(This parasitic extraction is also how the Accused Processes further calculate a net delay
only for each net in the IC design enclosed by the window defining the ECO.)
OmniVision does so by employing a design tool, such as at least one of the Cadence,
Synopsys, and/or Siemens tools, to perform the incremental routing during
implementation of the ECO for the OmniVision Accused Product's circuit designs.

52. OmniVision's Accused Processes also perform a design rule check only
for each net in the IC design enclosed by the ECO window. OmniVision does so by
employing a design tool, such as at least one of the Cadence, Synopsys, and/or
Siemens tools, perform the incremental ECO and automatically perform a DRC for
those nets to ensure that the ECO did not violate any design rules when it fixed other
issues.

19 53. An exemplary infringement analysis showing infringement of one or
20 more claims of the '626 patent is set forth in Exhibit B. The declaration of Lloyd
21 Linder, an expert in the field of semiconductor device design, is attached at Exhibit C
22 and further describes OmniVision's infringement of the '626 patent.

54. OmniVision's Accused Processes infringe and continue to infringe one
or more claims of the '626 patent during the pendency of the '626 patent.

55. On information and belief, OmniVision has and continues to infringe
pursuant to 35 U.S.C. § 271, *et. seq.*, directly, either literally or under the doctrine of
equivalents, by using the Accused Processes in violation of one or more claims of the

'626 patent. OmniVision has and continues to infringe pursuant to 35 U.S.C. § 271,
 et. seq., directly, either literally or under the doctrine of equivalents, by making,
 selling, or offering to sell in the United States, or importing into the United States
 products manufactured or otherwise produced using the Accused Processes in
 violation of one or more claims of the '626 patent.

6 56. OmniVision's infringement of the '626 patent is exceptional and entitles
7 Bell Semic to attorneys' fees and costs incurred in prosecuting this action under 35
8 U.S.C. § 285.

9 57. Bell Semic has been damaged by OmniVision's infringement of the '626
10 patent and will continue to be damaged unless OmniVision is enjoined by this Court.
11 Bell Semic has suffered and continues to suffer irreparable injury for which there is
12 no adequate remedy at law. The balance of hardships favors Bell Semic, and public
13 interest is not disserved by an injunction.

14 58. Bell Semic is entitled to recover from OmniVision all damages that Bell
15 Semic has sustained as a result of OmniVision's infringement of the '626 patent,
16 including without limitation and/or not less than a reasonable royalty.

17

18

19

COUNT II – INFRINGEMENT OF U.S. PATENT NO. 7,436,807

59. Bell Semic re-alleges and incorporates by reference the allegations of the foregoing paragraphs as if fully set forth herein.

20 60. The '807 patent is valid and enforceable under the United States Patent
21 Laws.

Bell Semic owns, by assignment, all right, title, and interest in and to the
'807 patent, including the right to collect for past damages.

24

62. A copy of the '807 patent is attached at Exhibit D.

63. On information and belief, OmniVision directly infringed pursuant to 35
U.S.C. § 271(a) one or more claims of the '807 patent by using the patented

27 28

ORIGINAL COMPLAINT

methodology to design one or more semiconductor devices, including as one example
 the Accused Product, in the United States.

3

4

5

6

7

8

9

10

11

12

13

64. On information and belief, OmniVision employs a variety of design tools, for example, Cadence, Synopsys, and/or Siemens tools, to make a layout for an interconnect layer of a semiconductor device (the "Accused Processes") as recited in the '807 patent claims. As one example, OmniVision's Accused Processes perform a method for making a layout for an interconnect layer of a semiconductor device, where the layout facilitates uniformity of planarization during manufacture of the semiconductor device as required by claim 1 of the '807 patent. OmniVision does so by employing a design tool, such as at least one of a Cadence, Synopsys, and/or Siemens tool, to make a layout for the interconnect layer of its Accused Product. The Accused Product's layout facilitates uniformity of planarization during manufacture of the device.

65. OmniVision's Accused Processes also determine an active interconnect
feature density for each of a plurality of layout regions of the interconnect layout.
OmniVision does so by employing a design tool, such as at least one of the Cadence,
Synopsys, and/or Siemens tools, to determine an active interconnect feature density for
each of a plurality of layout regions of the interconnect layout of its Accused Product.

66. OmniVision's Accused Processes also add dummy fill features to each
layout region to obtain a desired density of active interconnect features and dummy
fill features to facilitate uniformity of planarization during manufacturing of the
semiconductor device, the adding comprising defining a minimum dummy fill feature
lateral dimension based upon a dielectric layer deposition bias for a dielectric layer to
be deposited over the interconnect layer.

67. OmniVision does so by employing a design tool, such as at least one of
the Cadence, Synopsys, and/or Siemens tools, to add dummy fill features to each
layout region to obtain a desired density of active interconnect features and dummy

fill features to facilitate uniformity of planarization during manufacturing of the 1 semiconductor device. The adding of dummy fill through the use of these design tools 2 comprises defining a minimum dummy fill feature lateral dimension based upon a 3 dielectric layer deposition bias for a dielectric layer to be deposited over the 4 interconnect layer. 5

An exemplary infringement analysis showing infringement of one or 68. 6 more claims of the '807 patent is set forth in Exhibit E. The declaration of Lloyd 7 Linder, an expert in the field of semiconductor device design, is attached at Exhibit F 8 and further describes OmniVision's infringement of the '807 patent. 9

OmniVision's Accused Processes infringed and continue to infringe one 10 69. or more claims of the '807 patent during the pendency of the '807 patent.

On information and belief, OmniVision infringed pursuant to 35 U.S.C. § 70. 12 271, et. seq., directly, either literally or under the doctrine of equivalents, by using the 13 Accused Processes in violation of one or more claims of the '807 patent. OmniVision 14 has and continues to infringe pursuant to 35 U.S.C. § 271, et. seq., directly, either 15 literally or under the doctrine of equivalents, by making, selling, or offering to sell in 16 the United States, or importing into the United States products manufactured or 17 otherwise produced using the Accused Processes in violation of one or more claims of 18 the '807 patent. 19

OmniVision's infringement of the '807 patent is exceptional and entitles 71. 20 Bell Semic to attorneys' fees and costs incurred in prosecuting this action under 35 21 U.S.C. § 285. 22

Bell Semic is entitled to recover from OmniVision all damages that Bell 72. 23 Semic has sustained as a result of OmniVision's infringement of the '807 patent, 24 including without limitation and/or not less than a reasonable royalty. 25

PRAYER FOR RELIEF

ORIGINAL COMPLAINT

11

26

27

1	WHEREFORE, Bell Semic respectfully requests that this Court enter judgment				
2	in its favor	in its favor as follows and award Bell Semic the following relief:			
3	(a)	a judgment declaring that OmniVision has infringed one or more claims			
4		of the '626 patent and '807 patent in this litigation pursuant to 35 U.S.C.			
5		§ 271, et seq.;			
6	(b)	an award of adequate to compensate Bell Semic for infringement of the '626 patent and '807 patent by OmniVision, in an amount to be proven at			
7		trial, including supplemental post-verdict damages until such time as			
8		OmniVision ceases its infringing conduct of the '626 patent;			
9	(c)	a permanent injunction, pursuant to 35 U.S.C. § 283, prohibiting			
10		OmniVision and its officers, directors, employees, agents, consultants, contractors, suppliers, distributors, all affiliated entities, and all others			
11		acting in privity with OmniVision from committing further acts of infringement of the '626 patent;			
12					
13	(d)	a judgment requiring OmniVision to make an accounting of damages resulting from OmniVision's infringement of the '626 patent and '807			
14		patent;			
15	(e)	the costs of this action, as well as attorneys' fees as provided by 35 U.S.C.			
16		§ 285;			
17 18	(f)	pre-judgment and post-judgment interest at the maximum amount permitted by law;			
18	(a)	all other relief, in law or equity, to which Bell Semic is entitled.			
20	(g)	an other rener, in law of equity, to which ben senice is chutted.			
20					
21					
23					
24					
25					
26					
27					
28		10			
	ORIGINAL C	0MPLAINT 18			

Case	e 8:22-cv-01979-JAK-MRW	Document 1	Filed 10/27/22	Page 20 of 21	Page ID #:20

1	Dated: October 27, 2022	/s/ Alan P. Block
2		Alan P. Block (SBN 143783)
3		ablock@mckoolsmith.com MCKOOL SMITH, P.C.
4		300 South Grand Avenue, Suite 2900
5		Los Angeles, California, Suite 2900 Telephone: (213) 694-1200
6		Facsimilie: (213) 694-1200
7		Paul Richter*
8		DEVLIN LAW FIRM LLC
9		1526 Gilpin Avenue Wilmington, Delaware 19806
10		Telephone: (302) 449-9010
11		Facsimile: (302) 353-4251
12		*Pro Hac Vice Applications forthcoming
13		Attorneys for Plaintiff Bell Semiconductor,
14		LLC
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		10
	ORIGINAL COMPLAINT	19

Ca	se 8:22-cv-01979-JAK-MRW	Document 1 Filed 10/27/22 Page 21 of 21 Page ID #:21
1		DEMAND FOR JURY TRIAL
2	Plaintiff hereby dem	ands a jury trial for all issues so triable.
3		
4	Dated: October 27, 2022	<u>/s/ Alan P. Block</u>
5		Alan P. Block (SBN 143783) ablock@mckoolsmith.com
6		MCKOOL SMITH, P.C.
7		300 South Grand Avenue, Suite 2900 Los Angeles, California, Suite 2900
8		Telephone: (213) 694-1200
9		Facsimilie: (213) 694-1234
10		Paul Richter*
11		DEVLIN LAW FIRM LLC 1526 Gilpin Avenue
12		Wilmington, Delaware 19806
13		Telephone: (302) 449-9010 Facsimile: (302) 353-4251
14		1 desimile. (502) 555 4251
15		*Pro Hac Vice Applications forthcoming
16		Attorneys for Plaintiff Bell Semiconductor,
17		LLC
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
20	ORIGINAL COMPLAINT	20