

1 Alan P. Block (SBN 143783)  
2 ablock@mckoolsmith.com  
3 **MCKOOL SMITH, P.C.**  
4 300 South Grand Avenue, Suite 2900  
5 Los Angeles, California  
6 Telephone: (213) 694-1200  
7 Facsimile: (213) 694-1234

8 Paul Richter\*  
9 **DEVLIN LAW FIRM LLC**  
10 1526 Gilpin Avenue  
11 Wilmington, Delaware 19806  
12 Telephone: (302) 449-9010  
13 Facsimile: (302) 353-4251

14 *\*Pro Hac Vice Application forthcoming*

15 Attorneys for Plaintiff  
16 BELL SEMICONDUCTOR, LLC

17 **IN THE UNITED STATES DISTRICT COURT**  
18 **FOR THE CENTRAL DISTRICT OF CALIFORNIA**

19 BELL SEMICONDUCTOR, LLC

20 Plaintiff,

21 v.

22 OMNIVISION TECHNOLOGIES,  
23 INC.

24 Defendant.

25 **Case No.** 8:22-cv-1979

26 **ORIGINAL COMPLAINT**

27 **JURY TRIAL DEMANDED**

1 Plaintiff Bell Semiconductor, LLC (“Bell Semic” or “Plaintiff”) brings this  
2 Complaint against Defendant OmniVision Technologies, Inc. (“OmniVision”) for  
3 infringement of U.S. Patent No. 7,231,626 (“the ’626 patent”) and U.S. Patent No.  
4 6,436,807 (“the ’807 patent”). Plaintiff, on personal knowledge of its own acts, and on  
5 information and belief as to all others based on investigation, alleges as follows:

6 **SUMMARY OF THE ACTION**

7 1. This is a patent infringement suit relating to OmniVision’s unauthorized  
8 and unlicensed use of the ’626 patent and ’807 patent. The circuit design methodologies  
9 claimed in the ’626 patent and ’807 patent are used by OmniVision in the production of  
10 one or more of its devices, including its including its OA7000 Image Processor  
11 (“OmniVision Accused Product”).

12 2. Traditionally, the process flow for IC design is highly linear, with each  
13 phase of the design process depending on the previous steps. Accordingly, when  
14 revisions to portions of the physical design are made, as typically happens numerous  
15 times during the design process, all the subsequent steps typically need to be redone  
16 in their entirety for at least the layer, if not the entire device. This is because  
17 regardless of the size or extent of the revision to the physical design, the changes must  
18 be merged into a much larger integrated circuit design and then the remaining steps of  
19 the design process flow re-run.

20 3. Before the inventions claimed in the ’626 patent, the typical turnaround  
21 time for implementing a change to the physical design for cutting edge devices was  
22 approximately one week regardless of the size of the change. This is extremely  
23 inefficient in most instances where the change relates to only a small fraction of the  
24 overall design. *See* Ex. A at 3:16–18 & Fig. 1.

25 4. The ’626 patent’s inventors solved this problem by defining a window  
26 that encloses a change specified by the revision to physical design. The window  
27 defines an area that is less than the area of the entire circuit design. Only the nets  
28

1 within that window are routed pursuant to the revision, leaving the remaining nets in  
2 the design unaffected. Then, the results of that incremental routing are inserted into a  
3 copy of the original IC design to produce a revised IC design that effects the physical  
4 design change without needing to redo the entire process flow.

5         5.         Semiconductor devices include different kinds of materials to function  
6 as intended. For example, these devices typically include both metal (*i.e.*, conductor)  
7 and insulator materials, which are deposited or otherwise processed sequentially in  
8 layers to form the final device. These layers—and the interconnects and components  
9 formed within them—have gotten much smaller over time, increasing the  
10 performance of these devices dramatically. As a result, it has become even more  
11 important to keep the layers planar as the device is being built because defects and  
12 warpage can cause fabrication issues and malfunctioning of the device. Manufacturers  
13 use a process called Chemical Mechanical Planarization/Polishing (“CMP”) to  
14 smooth out the surface of the device to prepare the device for further processing, such  
15 as deposition of another layer. This allows subsequent layers to be built and connected  
16 more easily with fewer opportunities for short circuits or other errors that render the  
17 device defective. CMP functions best when there is a certain density and variance of  
18 the same material on the surface of the chip. This is because different materials will  
19 be “polished” away at different rates, leading to erosion or dishing on the surface. To  
20 reduce this problem “dummy” material, also known as “dummy fill,” is typically  
21 inserted into low-density regions of the device to increase the overall uniformity of  
22 the structures on the surface of the layer and reduce the density variability across the  
23 surface of the device. However, dummy fill can increase capacitance if it is placed too  
24 close to signal wires, which slows the transmission speed of signals and degrades the  
25 overall performance of the device.

26         6.         Prior to development of the methodology described in the ’807 patent,  
27 the placement of dummy fill in the open areas of the interconnect layer was performed  
28

1 based upon a predetermined set density. However, use of predetermined set densities  
2 was not ideal because it often resulted in unnecessary placement of dummy fill and  
3 increased capacitance. For example, if the density of an active interconnect feature  
4 was high in relation to an adjacent open area, then it would not be necessary to place  
5 dummy fill in the corresponding open area at the predetermined density.

6 7. Recognizing these drawbacks, as well as the importance of having a flat  
7 or planarized surface on the devices, Donald Cwynar, Sudhanshu Misra, Dennis  
8 Ouma, Vivek Saxena, and John Sharpe (“the ’807 Inventors”), the inventors of the  
9 ’807 patent, set out to develop a design process that would achieve uniform density  
10 throughout the interconnect layer.

11 8. The ’807 Inventors ultimately conceived of a method for making the  
12 layout for an interconnect layout that allows for uniform density throughout the layer  
13 and facilitates planarization during manufacturing of the device. The claimed  
14 invention begins by determining an active interconnect feature density for each of a  
15 plurality of layout regions of the interconnect layout. Dummy fill is then added to  
16 each layout region in order to obtain a desired density of active interconnect features  
17 and dummy fill features in order to facilitate uniformity of planarization. In order to  
18 add dummy fill in this manner, one must define a minimum dummy fill feature lateral  
19 dimension based upon a dielectric layer deposition bias for a dielectric layer to be  
20 deposited over the interconnect layer.

21 9. The inventions disclosed in the ’807 patent provide many advantages over  
22 the prior art. In particular, having a uniform density for each layout region facilitates  
23 uniformity of planarization during manufacturing of the semiconductor device. *See Ex.*  
24 *D* at 3:3-5, 5:9–12. Furthermore, adding dummy fill features to obtain a desired density  
25 of active interconnect features and dummy fill features also helps ensure that dummy  
26 fill features are not unnecessarily added. *Id.* at 2:63-67, 5:19-22. Avoiding unnecessary  
27 dummy fill features is desirable because it decreases the parasitic capacitance of the  
28

1 interconnect layer. *Id.* at 2:67-3:2, 5:22-24. The invention claimed in the '807 patent  
2 also provides for the selective positioning of dummy fill features, which minimizes  
3 parasitic capacitance. *Id.* at 5:28-33. These significant advantages are achieved through  
4 the use of the patented inventions and thus the '807 patent presents significant  
5 commercial value for companies like OmniVision.

6 10. Bell Semic brings this action to put a stop to OmniVision's unauthorized  
7 and unlicensed use of the inventions claimed in the '626 and '807 patents.

8 **THE PARTIES**

9 11. Plaintiff Bell Semic is a limited liability company organized under the  
10 laws of the State of Delaware with a place of business at One West Broad Street, Suite  
11 901, Bethlehem, PA 18018.

12 12. Bell Semic stems from a long pedigree that began at Bell Labs. Bell Labs  
13 sprung out of the Bell System as a research and development laboratory, and eventually  
14 became known as one of America's greatest technology incubators. Bell Labs  
15 employees invented the transistor in 1947 in Murray Hill, New Jersey. It was widely  
16 considered one of the most important technological breakthroughs of the time, earning  
17 the inventors the Nobel Prize in Physics. Bell Labs made the first commercial  
18 transistors at a plant in Allentown, Pennsylvania. For decades, Bell Labs licensed its  
19 transistor patents to companies throughout the world, creating a technological boom  
20 that led to the use of transistors in the semiconductor devices prevalent in most  
21 electronic devices today.

22 13. Bell Semic, a successor to Bell Labs' pioneering efforts, owns over 1,900  
23 worldwide patents and applications, approximately 1,500 of which are active United  
24 States patents. This patent portfolio of semiconductor-related inventions was  
25 developed over many years by some of the world's leading semiconductor companies,  
26 including Bell Labs, Lucent Technologies, Agere Systems, and LSI Logic and LSI  
27 Corporation ("LSI"). This portfolio reflects technology that underlies many important  
28

1 innovations in the development of semiconductors and integrated circuits for high-tech  
2 products, including smartphones, computers, wearables, digital signal processors, IoT  
3 devices, automobiles, broadband carrier access, switches, network processors, and  
4 wireless connectors.

5 14. The principals of Bell Semic all worked at Bell Labs' Allentown facility,  
6 and have continued the rich tradition of innovating, licensing, and helping the industry  
7 at large since those early days at Bell Labs. For example, Bell Semic's CTO was an LSI  
8 Fellow and Broadcom Fellow. He is known throughout the world as an innovator with  
9 more than 300 patents to his name, and he has a sterling reputation for helping  
10 semiconductor fabs improve their efficiency. Bell Semic's CEO took a brief hiatus from  
11 the semiconductor world to work with Nortel Networks in the telecom industry during  
12 its bankruptcy. His efforts saved the pensions of tens of thousands of Nortel retirees  
13 and employees. In addition, several Bell Semic executives previously served as  
14 engineers at many of these companies and were personally involved in creating the  
15 ideas claimed throughout Bell Semic's extensive patent portfolio.

16 15. On information and belief, OmniVision has its principal place of business  
17 and headquarters at 4275 Burton Drive, Santa Clara, California 95054.

18 16. On information and belief, OmniVision develops, designs, and/or  
19 manufactures products in the United States, including in this District, according to the  
20 Lakshmanan patented process/methodology; and/or uses the Lakshmanan patented  
21 process/methodology in the United States, including in this District, to make products;  
22 and/or distributes, markets, sells, or offers to sell in the United States and/or imports  
23 products into the United States, including in this District, that were manufactured or  
24 otherwise produced using the patented process. Additionally, OmniVision introduces  
25 those products into the stream of commerce knowing that they will be sold and/or used  
26 in this District and elsewhere in the United States.



1 22%5D&geoUrn=%5B%22102095887%22%5D&origin=FACETED\_SEARCH&sid  
2 =A1O&title=engineer) (last visited October 21, 2022).

3 20. Currently, on information and belief, OmniVision is advertising more than  
4 10 jobs in the Irvine area. These positions include those that relate to the '760 patented  
5 technologies, such as positions for a (Senior) Digital Design Engineer and (Senior)  
6 Analog Design Engineer, among others. *See Search Results for Current OmniVision*  
7 *Job Openings*, LinkedIn (available at:  
8 [https://www.linkedin.com/jobs/search/?currentJobId=3154129335&f\\_C=17002&f\\_C  
11 R=103644278&geoId=103644278&keywords=irvine&location=United%20States&re  
12 fresh=true&sortBy=R](https://www.linkedin.com/jobs/search/?currentJobId=3154129335&f_C=17002&f_C<br/>9 R=103644278&geoId=103644278&keywords=irvine&location=United%20States&re<br/>10 fresh=true&sortBy=R)) (last visited October 21, 2022). Indeed, one such Analog Design  
13 Engineer position specifically requires experience with, or knowledge of, “CMOS  
14 image sensor readout circuit design.” *See*  
15 <https://www.linkedin.com/jobs/view/2968063806> (last visited October 21, 2022).

16 21. Venue is also convenient in this District. This is at least true because of  
17 this District’s close ties to this case—including the technology, relevant witnesses, and  
18 sources of proof noted above—and its ability to quickly and efficiently move this case  
19 to resolution. Further, OmniVision has purposely availed itself of the court system in  
20 this District on multiple occasions.

21 22. On information and belief, Bell Semic’s cause of action arises directly  
22 from OmniVision’s circuit design work and other activities in this District. Moreover,  
23 on information and belief, OmniVision has derived substantial revenues from its  
24 infringing acts occurring within the State of California and within this District.

25 **U.S. PATENT NO. 7,231,626**

26 23. Bell Semiconductor owns by assignment the entire right, title, and  
27 interest in the '626 patent, entitled “Method Of Implementing An Engineering Change  
28 Order In An Integrated Circuit Design By Windows.”

29 24. A true and correct copy of the '626 patent is attached as Exhibit A.



1           25. The '626 patent issued to inventors Jason K. Hoff, Viswanathan  
2 Lakshmanan, Michael Josephides, Daniel W. Prevedel, Richard D. Blinne, and  
3 Johathan P. Kuppinger.

4           26. The application that resulted in issuance of the '626 patent, United States  
5 Patent Application No. 11/015,123, was filed December 17, 2004. It issued on June  
6 12, 2007 and expires on July 26, 2025.

7           27. The '626 patent generally relates to “methods of implementing an  
8 engineering change order (ECO) in an integrated circuit design.” Ex. A at 1:1–13.

9           28. The background section of the '626 patent identifies the shortcomings of  
10 the prior art. More specifically, the specification describes that the prior circuit design  
11 methodology was disadvantageous because “[i]n previous methods for implementing  
12 an engineering change order (ECO) request in an integrated circuit design, design  
13 tools are run for the entire integrated circuit design, even though the engineering  
14 change order typically is only a small fraction of the size of the integrated circuit  
15 design” Ex. A at 2:15–19.

16           29. The '626 patent elaborates that because “cell placement, routing, design  
17 rule check validation, and timing closure run times typically scale with the size of the  
18 entire integrated circuit design,” Ex. A at 2:20–22, this produced a “typical  
19 turnaround time” of “about one week regardless of the size of the engineering change  
20 order. . . . because although the engineering change order may only have a size of a  
21 few cells, it must be merged with an integrated circuit design that typically has a  
22 much greater size.” *Id.* at 2:37–44. Certain of these steps “may be especially time  
23 consuming and resource intensive.” *Id.* at 3:16–17.

24           30. The inventions disclosed in the '626 patent provide many advantages  
25 over the prior art. In particular, they provide a simple and efficient method for  
26 ensuring that revisions to the physical design of the IC do not unduly delay the  
27 completion of the design process. As the '626 patent explains, “significant savings in  
28

1 the resources required to perform routing, design rule check verification, net delay  
2 calculation, and parasitic extraction may be realized by creating windows in the  
3 integrated circuit design that include only the incremental changes to the overall  
4 integrated circuit design.” Ex. A at 3:19–23.

5 31. As mentioned above, this is very beneficial because it substantially  
6 reduces the run time of the routing tools and related follow-on steps of the layout  
7 portion of the design process flow (such as calculation of net delay, design rule check,  
8 and parasitic extraction). Thus, it shortens the overall design timeline, and avoids cost  
9 overruns and delays, making it less costly to make changes later in the design process  
10 or more often. *See id.*

11 32. Given the aforementioned increased complexity of circuit designs and  
12 the corresponding delays from design changes, these efficiency gains have become  
13 more and more important in completing the design process without affecting time-to-  
14 market. These significant advantages are achieved through the use of the patented  
15 inventions and thus the ’626 patent presents significant commercial value for chip  
16 designers.

17 33. In light of the drawbacks of the prior art, the ’626 patent’s inventors  
18 recognized the need for a circuit design methodology in which the time required to  
19 implement an ECO “depend[s] on the number of net changes in the [ECO] rather than  
20 on the total number of nets in the entire integrated circuit design.” Ex. A at 2:51–53.  
21 The inventions claimed in the ’626 patent address this need.

22 34. The ’626 patent contains two independent claims and 8 total claims,  
23 covering a method and computer readable medium for implementing a change order  
24 in an integrated circuit design. Claim 1 reads:

25 1. A method comprising steps of:

26 (a) receiving as input an integrated circuit design;

1 (b) receiving as input an engineering change order to the integrated  
2 circuit design;

3 (c) creating at least one window in the integrated circuit design that  
4 encloses a change to the integrated circuit design introduced by the  
5 engineering change order wherein the window is bounded by  
6 coordinates that define an area that is less than an entire area of the  
7 integrated circuit design;

8 (d) performing an incremental routing of the integrated circuit  
9 design only for each net in the integrated circuit design that is  
10 enclosed by the window;

11 (e) replacing an area in a copy of the integrated circuit design that  
12 is bounded by the coordinates of the window with results of the  
13 incremental routing to generate a revised integrated circuit design;  
14 and

15 (f) generating as output the revised integrated circuit design.

16 35. This claim, as a whole, provides significant benefits and improvements  
17 to the function of the semiconductor device design process, *e.g.*, providing a novel  
18 and substantially more efficient process flow in which only the affected nets would be  
19 considered in the incremental routing. This results in substantial reduction in the  
20 expected time of the design portion of producing semiconductor devices.

21 36. The claims of the '626 patent also recite inventive concepts that improve  
22 the functioning of the fabrication process, particularly as to post-ECO routing. The  
23 claims of the '626 patent disclose a new and novel solution to specific problems  
24 related to improving semiconductor fabrication. As explained in detail above and in  
25 the '626 patent specification, the claimed inventions improve upon the prior art  
26 processes by ignoring nets that are unaffected by an ECO in performing routing  
27 following the ECO. This has the advantage of substantially reducing the impact on  
28 design schedule of ECOs and other layout changes, thus increasing the efficiency of  
the design process and making it easier to improve the design and fix design errors

1 without unduly delaying time-to-market. By making it easier to fix errors as they are  
2 found, and causing substantially less incremental delay upon finding and fixing errors,  
3 the claimed inventive processes also increase the performance and reliability of the  
4 finished product. Because of the claimed inventive processes, individual less  
5 impactful design issues that still impact design performance (albeit not on a critical  
6 scale) can be caught and fixed without costing the same delay as more substantial  
7 errors.

8 **U.S. PATENT NO. 7,436,807**

9 37. Bell Semic is the owner by assignment of the '807 patent. The '807 patent  
10 is titled "Method for Making an Interconnect Layer and a Semiconductor Device  
11 Including the Same." The '807 patent issued on August 20, 2002. A true and correct  
12 copy of the '807 patent is attached as Exhibit D.

13 38. The inventors of the '807 patent are Donald Cwynar, Sudhanshu Misra,  
14 Dennis Ouma, Vivek Saxena, and John Sharpe.

15 39. The application that resulted in the issuance of the '807 patent was filed  
16 on January 18, 2000. The '807 patent claims priority to January 18, 2000.

17 40. The '807 patent generally relates to "a method for making a layout for an  
18 interconnect layer that has uniform density throughout to facilitate planarization during  
19 manufacturing of a semiconductor device." Ex. D at 2:43-46. The background section  
20 of the '807 patent identifies the shortcomings of the prior art. More specifically, the  
21 specification describes that the prior circuit design methodology was disadvantageous  
22 because it could lead to "protrusions[] in the upper surface of the dielectric material[]  
23 above respective active interconnect features[.]" *Id.* at 1:40-42. The specification states  
24 that "if pattern density variations of the active interconnect features[] are large, CMP is  
25 not adequate to sufficiently planarize the interconnect layer[.]" *Id.* at 1:67-2:2.  
26 Although "[c]onventional layout algorithms" were typically used to place dummy fill  
27 features in open areas of the interconnect layer, those algorithms placed dummy metal  
28

1 “based upon a predetermined set density.” *Id.* at 2:17-21. Relying on “predetermined  
2 set densit[ies]” could lead to the unnecessary placement of dummy fill features, which  
3 in turn could increase the parasitic capacitance of the interconnect layer. *Id.* at 2:31-33.  
4 The specification notes that “variations in the density of the interconnect layer [could]  
5 cause deviations when the interconnect layer [was] planarized.” *Id.* at 2:35-37.

6 41. In light of the drawbacks of the prior art, the ’807 Inventors recognized “a  
7 need for making a layout for an interconnect layer that determines placement of dummy  
8 fill features for achieving a uniform density throughout the interconnect layer.” Ex. D  
9 at 2:37–40. The inventions claimed in the ’807 patent address this need.

10 42. The ’807 patent contains two independent claims and 18 total claims.

11 Claim 1 reads:

12 1. A method for making a layout for an interconnect layer of a  
13 semiconductor device to facilitate uniformity of planarization during  
14 manufacture of the semiconductor device, the method comprising the steps  
15 of:

16 (a) determining an active interconnect feature density for each of a  
17 plurality of layout regions of the interconnect layout; and

18 (b) adding dummy fill features to each layout region to obtain a  
19 desired density of active interconnect features and dummy fill  
20 features to facilitate uniformity of planarization during  
21 manufacturing of the semiconductor device, the adding comprising  
22 defining a minimum dummy fill feature lateral dimension based  
upon a dielectric layer deposition bias for a dielectric layer to be  
deposited over the interconnect layer.

23 43. This claim, as a whole, provides significant benefits and improvements  
24 to the function of the semiconductor device, *e.g.*, uniform planarization during  
25 manufacturing, avoidance of adding unnecessary dummy fill features, and minimizing  
26 parasitic capacitance. *See, e.g.*, Ex. D at 5:9–34.

1           44. The claims of the '807 patent also recite inventive concepts that improve  
2 the functioning of the fabrication process, particularly as to dummy filling. The claims  
3 of the '807 patent disclose a new and novel solution to specific problems related to  
4 improving semiconductor fabrication. As explained in detail above and in the '807  
5 patent specification, the claimed inventions improve upon the prior art processes by  
6 determining an active interconnect feature density for each of a plurality of layout  
7 regions of the interconnect layout and adding dummy fill to each layout region to  
8 obtain a desired density of active interconnect features and dummy fill features to  
9 facilitate uniformity of planarization. This has advantages such as avoiding the  
10 unnecessary adding of dummy fill features and minimizing the parasitic capacitance  
11 of the interconnect layer.

12                   **COUNT I – INFRINGEMENT OF U.S. PATENT NO. 7,231,626**

13           45. Bell Semic re-alleges and incorporates by reference the allegations of the  
14 foregoing paragraphs as if fully set forth herein.

15           46. The '626 patent is valid and enforceable under the United States Patent  
16 Laws.

17           47. Bell Semic owns, by assignment, all right, title, and interest in and to the  
18 '626 patent, including the right to collect for past damages.

19           48. A copy of the '626 patent is attached at Exhibit A.

20           49. On information and belief, OmniVision has and continues to directly  
21 infringe pursuant to 35 U.S.C. § 271(a) one or more claims of the '626 patent by  
22 using the patented methodology to design one or more semiconductor devices,  
23 including as one example the OmniVision Accused Product, in the United States.

24           50. On information and belief, OmniVision employs a variety of design tools,  
25 for example, Cadence, Synopsys, and/or Siemens tools, to perform incremental routing  
26 in implementing an ECO (the "Accused Processes") as recited in the '626 patent claims.  
27 As one example, OmniVision's Accused Processes perform a method for only routing  
28

1 the nets affected by the ECO and merging that changed area into the overall circuit  
2 layout as required by claim 1 of the '626 patent. OmniVision does so by employing a  
3 design tool, such as at least one of a Cadence, Synopsys, and/or Siemens tool, to  
4 perform incremental routing as part of implementing an ECO for the OmniVision  
5 Accused Product to generate a revised integrated circuit design.

6 51. OmniVision's Accused Processes also calculate and perform a parasitic  
7 extraction only for each net in the IC design enclosed by the window defining the ECO.  
8 (This parasitic extraction is also how the Accused Processes further calculate a net delay  
9 only for each net in the IC design enclosed by the window defining the ECO.)  
10 OmniVision does so by employing a design tool, such as at least one of the Cadence,  
11 Synopsys, and/or Siemens tools, to perform the incremental routing during  
12 implementation of the ECO for the OmniVision Accused Product's circuit designs.

13 52. OmniVision's Accused Processes also perform a design rule check only  
14 for each net in the IC design enclosed by the ECO window. OmniVision does so by  
15 employing a design tool, such as at least one of the Cadence, Synopsys, and/or  
16 Siemens tools, perform the incremental ECO and automatically perform a DRC for  
17 those nets to ensure that the ECO did not violate any design rules when it fixed other  
18 issues.

19 53. An exemplary infringement analysis showing infringement of one or  
20 more claims of the '626 patent is set forth in Exhibit B. The declaration of Lloyd  
21 Linder, an expert in the field of semiconductor device design, is attached at Exhibit C  
22 and further describes OmniVision's infringement of the '626 patent.

23 54. OmniVision's Accused Processes infringe and continue to infringe one  
24 or more claims of the '626 patent during the pendency of the '626 patent.

25 55. On information and belief, OmniVision has and continues to infringe  
26 pursuant to 35 U.S.C. § 271, *et. seq.*, directly, either literally or under the doctrine of  
27 equivalents, by using the Accused Processes in violation of one or more claims of the  
28

1 '626 patent. OmniVision has and continues to infringe pursuant to 35 U.S.C. § 271,  
2 *et. seq.*, directly, either literally or under the doctrine of equivalents, by making,  
3 selling, or offering to sell in the United States, or importing into the United States  
4 products manufactured or otherwise produced using the Accused Processes in  
5 violation of one or more claims of the '626 patent.

6 56. OmniVision's infringement of the '626 patent is exceptional and entitles  
7 Bell Semic to attorneys' fees and costs incurred in prosecuting this action under 35  
8 U.S.C. § 285.

9 57. Bell Semic has been damaged by OmniVision's infringement of the '626  
10 patent and will continue to be damaged unless OmniVision is enjoined by this Court.  
11 Bell Semic has suffered and continues to suffer irreparable injury for which there is  
12 no adequate remedy at law. The balance of hardships favors Bell Semic, and public  
13 interest is not disserved by an injunction.

14 58. Bell Semic is entitled to recover from OmniVision all damages that Bell  
15 Semic has sustained as a result of OmniVision's infringement of the '626 patent,  
16 including without limitation and/or not less than a reasonable royalty.

17 **COUNT II – INFRINGEMENT OF U.S. PATENT NO. 7,436,807**

18 59. Bell Semic re-alleges and incorporates by reference the allegations of the  
19 foregoing paragraphs as if fully set forth herein.

20 60. The '807 patent is valid and enforceable under the United States Patent  
21 Laws.

22 61. Bell Semic owns, by assignment, all right, title, and interest in and to the  
23 '807 patent, including the right to collect for past damages.

24 62. A copy of the '807 patent is attached at Exhibit D.

25 63. On information and belief, OmniVision directly infringed pursuant to 35  
26 U.S.C. § 271(a) one or more claims of the '807 patent by using the patented  
27



1 methodology to design one or more semiconductor devices, including as one example  
2 the Accused Product, in the United States.

3 64. On information and belief, OmniVision employs a variety of design tools,  
4 for example, Cadence, Synopsys, and/or Siemens tools, to make a layout for an  
5 interconnect layer of a semiconductor device (the “Accused Processes”) as recited in  
6 the ’807 patent claims. As one example, OmniVision’s Accused Processes perform a  
7 method for making a layout for an interconnect layer of a semiconductor device, where  
8 the layout facilitates uniformity of planarization during manufacture of the  
9 semiconductor device as required by claim 1 of the ’807 patent. OmniVision does so  
10 by employing a design tool, such as at least one of a Cadence, Synopsys, and/or  
11 Siemens tool, to make a layout for the interconnect layer of its Accused Product. The  
12 Accused Product’s layout facilitates uniformity of planarization during manufacture of  
13 the device.

14 65. OmniVision’s Accused Processes also determine an active interconnect  
15 feature density for each of a plurality of layout regions of the interconnect layout.  
16 OmniVision does so by employing a design tool, such as at least one of the Cadence,  
17 Synopsys, and/or Siemens tools, to determine an active interconnect feature density for  
18 each of a plurality of layout regions of the interconnect layout of its Accused Product.

19 66. OmniVision’s Accused Processes also add dummy fill features to each  
20 layout region to obtain a desired density of active interconnect features and dummy  
21 fill features to facilitate uniformity of planarization during manufacturing of the  
22 semiconductor device, the adding comprising defining a minimum dummy fill feature  
23 lateral dimension based upon a dielectric layer deposition bias for a dielectric layer to  
24 be deposited over the interconnect layer.

25 67. OmniVision does so by employing a design tool, such as at least one of  
26 the Cadence, Synopsys, and/or Siemens tools, to add dummy fill features to each  
27 layout region to obtain a desired density of active interconnect features and dummy  
28

1 fill features to facilitate uniformity of planarization during manufacturing of the  
2 semiconductor device. The adding of dummy fill through the use of these design tools  
3 comprises defining a minimum dummy fill feature lateral dimension based upon a  
4 dielectric layer deposition bias for a dielectric layer to be deposited over the  
5 interconnect layer.

6 68. An exemplary infringement analysis showing infringement of one or  
7 more claims of the '807 patent is set forth in Exhibit E. The declaration of Lloyd  
8 Linder, an expert in the field of semiconductor device design, is attached at Exhibit F  
9 and further describes OmniVision's infringement of the '807 patent.

10 69. OmniVision's Accused Processes infringed and continue to infringe one  
11 or more claims of the '807 patent during the pendency of the '807 patent.

12 70. On information and belief, OmniVision infringed pursuant to 35 U.S.C. §  
13 271, *et. seq.*, directly, either literally or under the doctrine of equivalents, by using the  
14 Accused Processes in violation of one or more claims of the '807 patent. OmniVision  
15 has and continues to infringe pursuant to 35 U.S.C. § 271, *et. seq.*, directly, either  
16 literally or under the doctrine of equivalents, by making, selling, or offering to sell in  
17 the United States, or importing into the United States products manufactured or  
18 otherwise produced using the Accused Processes in violation of one or more claims of  
19 the '807 patent.

20 71. OmniVision's infringement of the '807 patent is exceptional and entitles  
21 Bell Semic to attorneys' fees and costs incurred in prosecuting this action under 35  
22 U.S.C. § 285.

23 72. Bell Semic is entitled to recover from OmniVision all damages that Bell  
24 Semic has sustained as a result of OmniVision's infringement of the '807 patent,  
25 including without limitation and/or not less than a reasonable royalty.

26 **PRAYER FOR RELIEF**

1           WHEREFORE, Bell Semic respectfully requests that this Court enter judgment  
2 in its favor as follows and award Bell Semic the following relief:

- 3           (a) a judgment declaring that OmniVision has infringed one or more claims  
4 of the '626 patent and '807 patent in this litigation pursuant to 35 U.S.C.  
5 § 271, *et seq.*;
- 6           (b) an award of adequate to compensate Bell Semic for infringement of the  
7 '626 patent and '807 patent by OmniVision, in an amount to be proven at  
8 trial, including supplemental post-verdict damages until such time as  
9 OmniVision ceases its infringing conduct of the '626 patent;
- 10           (c) a permanent injunction, pursuant to 35 U.S.C. § 283, prohibiting  
11 OmniVision and its officers, directors, employees, agents, consultants,  
12 contractors, suppliers, distributors, all affiliated entities, and all others  
13 acting in privity with OmniVision from committing further acts of  
14 infringement of the '626 patent;
- 15           (d) a judgment requiring OmniVision to make an accounting of damages  
16 resulting from OmniVision's infringement of the '626 patent and '807  
17 patent;
- 18           (e) the costs of this action, as well as attorneys' fees as provided by 35 U.S.C.  
19 § 285;
- 20           (f) pre-judgment and post-judgment interest at the maximum amount  
21 permitted by law;
- 22           (g) all other relief, in law or equity, to which Bell Semic is entitled.
- 23  
24  
25  
26  
27  
28

1 Dated: October 27, 2022

/s/ Alan P. Block

2 Alan P. Block (SBN 143783)

3 ablock@mckoolsmith.com

**MCKOOL SMITH, P.C.**

4 300 South Grand Avenue, Suite 2900

5 Los Angeles, California, Suite 2900

6 Telephone: (213) 694-1200

7 Facsimilie: (213) 694-1234

8 Paul Richter\*

**DEVLIN LAW FIRM LLC**

9 1526 Gilpin Avenue

10 Wilmington, Delaware 19806

11 Telephone: (302) 449-9010

12 Facsimile: (302) 353-4251

13 *\*Pro Hac Vice Applications forthcoming*

14 *Attorneys for Plaintiff Bell Semiconductor,*  
15 *LLC*

1 **DEMAND FOR JURY TRIAL**

2 Plaintiff hereby demands a jury trial for all issues so triable.

3  
4 Dated: October 27, 2022

/s/ Alan P. Block

Alan P. Block (SBN 143783)

ablock@mckoolsmith.com

**MCKOOL SMITH, P.C.**

300 South Grand Avenue, Suite 2900

Los Angeles, California, Suite 2900

Telephone: (213) 694-1200

Facsimilie: (213) 694-1234

5  
6  
7  
8  
9  
10 Paul Richter\*

**DEVLIN LAW FIRM LLC**

1526 Gilpin Avenue

Wilmington, Delaware 19806

Telephone: (302) 449-9010

Facsimile: (302) 353-4251

11  
12  
13  
14 \**Pro Hac Vice Applications forthcoming*

15  
16 *Attorneys for Plaintiff Bell Semiconductor,*  
17 *LLC*