1	James J. Yukevich, SBN 159896	
1	jyukevich@yukelaw.com	
2	Cristina M. Ciminelli, SBN 206201	
	cciminelli@yukelaw.com	
3	Nina J. Kim, SBN 251593	
1	nkim@yukelaw.com	
4	YUKEVICH CAVANAUGH	
5	501 West Broadway, Suite 806	
	San Diego, CA 92101	
6	Telephone: (619) 400-4872	
7	Facsimile: (619) 400-4873	
/	David Dialeton * NIV CDN 2550227	
8	Paul Richter,* NY SBN 2558237	
	DEVLIN LAW FIRM LLC	
9	1526 Gilpin Avenue	
10	Wilmington, Delaware 19806 Telephone: (302) 449-9010	
10	Facsimile: (302) 353-4251	
11	1 acsimic. (302) 333-4231	
	David Sochia,* TX SBN 00797470	
12	dsochia@McKoolSmith.com,	
13	Ashley N. Moore,* TX SBN 24074748	
13	amoore@McKoolSmith.com	
14	Richard A. Kamprath,* TX SBN 24078767	
	rkamprath@McKoolSmith.com	
15	Alexandra Easley,* TX SBN 24099022	
16	aeasley@McKoolSmith.com	
	MCKŎŎL SMITH, P.C.	
17	300 Crescent Court Suite 1500	
	Dallas, TX 75201	
18		
19	*Pro Hac Applications forthcoming	
20	Attorneys for Plaintiff	
<b>.</b> 1		
21	IN THE UNITED STATES DISTRICT COURT	
22	FOR THE SOUTHERN DISTRICT OF CALIFORNIA	
23		
24	BELL SEMICONDUCTOR, LLC	Case No. '22CV1527 BEN MSB
24		
25	Plaintiff,	ORIGINAL COMPLAINT
,	V.	
26		JURY TRIAL DEMANDED
27	NXP USA, INC.	
28	Defendant.	
/ X		

Plaintiff Bell Semiconductor, LLC ("Bell Semic" or "Plaintiff") brings this Complaint against Defendant NXP USA, Inc. ("NXP") for infringement of U.S. Patent No. 7,231,626 ("the '626 patent"). Plaintiff, on personal knowledge of its own acts, and on information and belief as to all others based on investigation, alleges as follows:

#### **SUMMARY OF THE ACTION**

- 1. This is a patent infringement suit relating to NXP's unauthorized and unlicensed use of the '626 patent. The circuit design methodologies claimed in the '626 patent are used by NXP in the production of one or more of its semiconductor chips, including at least the NXP LS1043A Quad-Core Networking Processor devices ("NXP Accused Product").
- 2. Traditionally, the process flow for IC design is highly linear, with each phase of the design process depending on the previous steps. Accordingly, when revisions to portions of the physical design are made, as typically happens numerous times during the design process, all the subsequent steps typically need to be redone in their entirety for at least the layer, if not the entire device. This is because regardless of the size or extent of the revision to the physical design, the changes must be merged into a much larger integrated circuit design and then the remaining steps of the design process flow re-run.
- 3. Before the inventions claimed in the '626 patent, the typical turnaround time for implementing a change to the physical design for cutting edge devices was approximately one week regardless of the size of the change. This is extremely inefficient in most instances where the change relates to only a small fraction of the overall design. See Ex. A at 3:16–18 & Fig. 1.
- 4. The '626 patent's inventors solved this problem by defining a window that encloses a change specified by the revision to physical design. The window defines an area that is less than the area of the entire circuit design. Only the nets within that window are routed pursuant to the revision, leaving the remaining nets in the design

1

4

5

6789

101112

131415

1617

18

19 20

21 22

23

24

25

26

2728

unaffected. Then, the results of that incremental routing are inserted into a copy of the original IC design to produce a revised IC design that effects the physical design change without needing to redo the entire process flow.

- 5. Semiconductor devices include different kinds of materials to function as intended. For example, these devices typically include both metal (i.e., conductor) and insulator materials, which are deposited or otherwise processed sequentially in layers to form the final device. These layers—and the interconnects and components formed within them—have gotten much smaller over time, increasing the performance of these devices dramatically. As a result, it has become even more important to keep the layers planar as the device is being built because defects and warpage can cause fabrication issues and malfunctioning of the device. Manufacturers use a process called Chemical Mechanical Planarization/Polishing ("CMP") to smooth out the surface of the device to prepare the device for further processing, such as deposition of another layer. This allows subsequent layers to be built and connected more easily with fewer opportunities for short circuits or other errors that render the device defective. CMP functions best when there is a certain density and variance of the same material on the surface of the chip. This is because different materials will be "polished" away at different rates, leading to erosion or dishing on the surface. To reduce this problem "dummy" material, also known as "dummy fill," is typically inserted into low-density regions of the device to increase the overall uniformity of the structures on the surface of the layer and reduce the density variability across the surface of the device. However, dummy fill can increase capacitance if it is placed too close to signal wires, which slows the transmission speed of signals and degrades the overall performance of the device.
- 6. Bell Semic brings this action to put a stop to NXP's unauthorized and unlicensed use of the inventions claimed in the '626 patent.

### 

# 

### 

## 

### 

### 

### 

THE PARTIES

- 7. Plaintiff Bell Semic is a limited liability company organized under the laws of the State of Delaware with a place of business at One West Broad Street, Suite 901, Bethlehem, PA 18018.
- 8. Bell Semic stems from a long pedigree that began at Bell Labs. Bell Labs sprung out of the Bell System as a research and development laboratory, and eventually became known as one of America's greatest technology incubators. Bell Labs employees invented the transistor in 1947 in Murray Hill, New Jersey. It was widely considered one of the most important technological breakthroughs of the time, earning the inventors the Nobel Prize in Physics. Bell Labs made the first commercial transistors at a plant in Allentown, Pennsylvania. For decades, Bell Labs licensed its transistor patents to companies throughout the world, creating a technological boom that led to the use of transistors in the semiconductor devices prevalent in most electronic devices today.
- 9. Bell Semic, a successor to Bell Labs' pioneering efforts, owns over 1,900 worldwide patents and applications, approximately 1,500 of which are active United States patents. This patent portfolio of semiconductor–related inventions was developed over many years by some of the world's leading semiconductor companies, including Bell Labs, Lucent Technologies, Agere Systems, and LSI Logic and LSI Corporation ("LSI"). This portfolio reflects technology that underlies many important innovations in the development of semiconductors and integrated circuits for high–tech products, including smartphones, computers, wearables, digital signal processors, IoT devices, automobiles, broadband carrier access, switches, network processors, and wireless connectors.
- 10. The principals of Bell Semic all worked at Bell Labs' Allentown facility, and have continued the rich tradition of innovating, licensing, and helping the industry at large since those early days at Bell Labs. For example, Bell Semic's CTO was a LSI

Fellow and Broadcom Fellow. He is known throughout the world as an innovator with more than 300 patents to his name, and he has a sterling reputation for helping semiconductor fabs improve their efficiency. Bell Semic's CEO took a brief hiatus from the semiconductor world to work with Nortel Networks in the telecom industry during its bankruptcy. His efforts saved the pensions of tens of thousands of Nortel retirees and employees. In addition, several Bell Semic executives previously served as engineers at many of these companies and were personally involved in creating the ideas claimed throughout Bell Semic's extensive patent portfolio.

- 11. On information and belief, NXP has its principal place of business and headquarters at 6501 William Cannon Drive West, Austin, TX 78735.
- 12. On information and belief, NXP develops, designs, and/or manufactures products in the United States, including in this District, according to the '626 patented processes/methodologies; and/or uses the '626 patented processes/methodologies in the United States, including in this District, to make products; and/or distributes, markets, sells, or offers to sell in the United States and/or imports products into the United States, including in this District, that were manufactured or otherwise produced using the patented process. Additionally, NXP introduces those products into the stream of commerce knowing that they will be sold and/or used in this District and elsewhere in the United States.

### **JURISDICTION AND VENUE**

- 13. This is an action for patent infringement arising under the Patent Laws of the United States, Title 35 of the United States Code. Accordingly, this Court has subject matter jurisdiction under 28 U.S.C. §§ 1331 and 1338(a).
- 14. This Court has personal jurisdiction over NXP under the laws of the State of California, due at least to its substantial business in California and in this District. NXP has purposefully and voluntarily availed itself of the privileges of conducting business in the United States, in the State of California, and in this District by

continuously and systematically placing goods into the stream of commerce through an established distribution channel with the expectation that they will be purchased by consumers in this District. In the State of California and in this District, NXP, directly or through intermediaries: (i) performs at least a portion of the infringements alleged herein; (ii) develops, designs, and/or manufactures products according to the '626 patented process/methodology; (iii) distributes, markets, sells, or offers to sell products formed according to the '626 patented process/methodology; and/or (iv) imports products formed according to the '626 patented processes/methodologies.

- 15. On information and belief, venue is proper in this Court pursuant to 28 U.S.C. §§ 1391 and 1400 because NXP has committed, and continues to commit, acts of infringement in this District and has a regular and established place of business in this District. For example, NXP maintains a regular and established place of business in the District at Innovation Drive, Suite 150, San Diego, CA 92128. On information and belief, NXP current employs more than 75 engineers in the San Diego area. See Search Results for Current NXP Employees, LinkedIn (available https://www.linkedin.com/search/results/people/?currentCompany=%5B%221088%2 2%5D&geoUrn=%5B%22103918656%22%2C%2290010472%22%5D&keywords=e ngineer&origin=FACETED SEARCH&sid=or8) (last visited October 4, 2022).
- 16. Currently, on information and belief, NXP is advertising more than 40 jobs in the San Diego area. These positions include those that relate to the '626 patented technologies, such as positions for a Principal Physical Design Engineer, SoC Hardware Architect, and Senior Physical Design Engineer. *See NXP Job Listings*, NXP (https://nxp.wd3.myworkdayjobs.com/careers?Location\_Country=bc33aa3152ec42d4 995f4791a106ed09&locations=98d67abaaa8a100fa6344859d7d49369) (last visited October 4, 2022).
- 17. Venue is also convenient in this District. This is at least true because of this District's close ties to this case—including the technology, relevant witnesses, and

26

sources of proof noted above—and its ability to quickly and efficiently move this case to resolution.

18. On information and belief, Bell Semic's cause of action arises directly from NXP's circuit design work and other activities in this District. Moreover, on information and belief, NXP has derived substantial revenues from its infringing acts occurring within the State of California and within this District.

### **U.S. PATENT NO. 7,231,626**

- 19. Bell Semiconductor owns by assignment the entire right, title, and interest in the '626 patent, entitled "Method Of Implementing An Engineering Change Order In An Integrated Circuit Design By Windows."
  - 20. A true and correct copy of the '626 patent is attached as Exhibit A.
- 21. The '626 patent issued to inventors Jason K. Hoff, Viswanathan Lakshmanan, Michael Josephides, Daniel W. Prevedel, Richard D. Blinne, and Johathan P. Kuppinger.
- 22. The application that resulted in issuance of the 626 patent, United States Patent Application No. 11/015,123, was filed December 17, 2004. It issued on June 12, 2007 and expires on July 26, 2025.
- 23. The '626 patent generally relates to "methods of implementing an engineering change order (ECO) in an integrated circuit design." Ex. A at 1:1–13.
- 24. The background section of the '626 patent identifies the shortcomings of the prior art. More specifically, the specification describes that the prior circuit design methodology was disadvantageous because "[i]n previous methods for implementing an engineering change order (ECO) request in an integrated circuit design, design tools are run for the entire integrated circuit design, even though the engineering change order typically is only a small fraction of the size of the integrated circuit design" Ex. A at 2:15–19.

- 25. The '626 patent elaborates that because "cell placement, routing, design rule check validation, and timing closure run times typically scale with the size of the entire integrated circuit design," Ex. A at 2:20–22, this produced a "typical turnaround time" of "about one week regardless of the size of the engineering change order. . . . because although the engineering change order may only have a size of a few cells, it must be merged with an integrated circuit design that typically has a much greater size." *Id.* at 2:37–44. Certain of these steps "may be especially time consuming and resource intensive." *Id.* at 3:16–17.
- 26. The inventions disclosed in the '626 patent provide many advantages over the prior art. In particular, they provide a simple and efficient method for ensuring that revisions to the physical design of the IC do not unduly delay the completion of the design process. As the '626 patent explains, "significant savings in the resources required to perform routing, design rule check verification, net delay calculation, and parasitic extraction may be realized by creating windows in the integrated circuit design that include only the incremental changes to the overall integrated circuit design." Ex. A at 3:19–23.
- 27. As mentioned above, this is very beneficial because it substantially reduces the run time of the routing tools and related follow-on steps of the layout portion of the design process flow (such as calculation of net delay, design rule check, and parasitic extraction). Thus, it shortens the overall design timeline, and avoids cost overruns and delays, making it less costly to make changes later in the design process or more often. *See id*.
- 28. Given the aforementioned increased complexity of circuit designs and the corresponding delays from design changes, these efficiency gains have become more and more important in completing the design process without affecting time-to-market. These significant advantages are achieved through the use of the patented inventions and thus the '626 patent presents significant commercial value for chip designers.

29. In light of the drawbacks of the prior art, the '626 patent's inventors recognized the need for a circuit design methodology in which the time required to implement an ECO "depend[s] on the number of net changes in the [ECO] rather than on the total number of nets in the entire integrated circuit design." Ex. A at 2:51–53. The inventions claimed in the '626 patent address this need.

- 30. The '626 patent contains two independent claims and 8 total claims, covering a method and computer readable medium for implementing a change order in an integrated circuit design. Claim 1 reads:
  - 1. A method comprising steps of:
    - (a) receiving as input an integrated circuit design;
    - (b) receiving as input an engineering change order to the integrated circuit design;
    - (c) creating at least one window in the integrated circuit design that encloses a change to the integrated circuit design introduced by the engineering change order wherein the window is bounded by coordinates that define an area that is less than an entire area of the integrated circuit design;
    - (d) performing an incremental routing of the integrated circuit design only for each net in the integrated circuit design that is enclosed by the window;
    - (e) replacing an area in a copy of the integrated circuit design that is bounded by the coordinates of the window with results of the incremental routing to generate a revised integrated circuit design; and
    - (f) generating as output the revised integrated circuit design.
- 31. This claim, as a whole, provides significant benefits and improvements to the function of the semiconductor device design process, *e.g.*, providing a novel and substantially more efficient process flow in which only the affected nets would be

6 7 8

9 10

11

12

13

14 15

16

17

18 19

20

21

22

23

24

25 26

27

28

considered in the incremental routing. This results in substantial reduction in the expected time of the design portion of producing semiconductor devices.

32. The claims of the '626 patent also recite inventive concepts that improve the functioning of the fabrication process, particularly as to post-ECO routing. The claims of the '626 patent disclose a new and novel solution to specific problems related to improving semiconductor fabrication. As explained in detail above and in the '626 patent specification, the claimed inventions improve upon the prior art processes by ignoring nets that are unaffected by an ECO in performing routing following the ECO. This has the advantage of substantially reducing the impact on design schedule of ECOs and other layout changes, thus increasing the efficiency of the design process and making it easier to improve the design and fix design errors without unduly delaying time-to-market. By making it easier to fix errors as they are found, and causing substantially less incremental delay upon finding and fixing errors, the claimed inventive processes also increase the performance and reliability of the finished product. Because of the claimed inventive processes, individual less impactful design issues that still impact design performance (albeit not on a critical scale) can be caught and fixed without costing the same delay as more substantial errors.

### COUNT I – INFRINGEMENT OF U.S. PATENT NO. 7,231,626

- Bell Semic re-alleges and incorporates by reference the allegations of the 33. foregoing paragraphs as if fully set forth herein.
- The '626 patent is valid and enforceable under the United States Patent 34. Laws.
- Bell Semic owns, by assignment, all right, title, and interest in and to the 35. '626 patent, including the right to collect for past damages.
  - A copy of the '626 patent is attached at Exhibit A. 36.
- On information and belief, NXP has and continues to directly infringe 37. pursuant to 35 U.S.C. § 271(a) one or more claims of the '626 patent by using the

patented methodology to design one or more semiconductor devices, including as one example the NXP Accused Product, in the United States.

- 38. On information and belief, NXP employs a variety of design tools, for example, Cadence, Synopsys, and/or Siemens tools, to perform incremental routing in implementing an ECO (the "Accused Processes") as recited in the '626 patent claims. As one example, NXP's Accused Processes perform a method for only routing the nets affected by the ECO and merging that changed area into the overall circuit layout as required by claim 1 of the '626 patent. NXP does so by employing a design tool, such as at least one of a Cadence, Synopsys, and/or Siemens tool, to perform incremental routing as part of implementing an ECO for the NXP Accused Product to generate a revised integrated circuit design.
- 39. NXP's Accused Processes also calculate and perform a parasitic extraction only for each net in the IC design enclosed by the window defining the ECO. (This parasitic extraction is also how the Accused Processes further calculate a net delay only for each net in the IC design enclosed by the window defining the ECO.) NXP does so by employing a design tool, such as at least one of the Cadence, Synopsys, and/or Siemens tools, to perform the incremental routing during implementation of the ECO for the NXP Accused Product's circuit designs.
- 40. NXP's Accused Processes also perform a design rule check only for each net in the IC design enclosed by the ECO window. NXP does so by employing a design tool, such as at least one of the Cadence, Synopsys, and/or Siemens tools, perform the incremental ECO and automatically perform a DRC for those nets to ensure that the ECO did not violate any design rules when it fixed other issues.
- 41. An exemplary infringement analysis showing infringement of one or more claims of the '626 patent is set forth in Exhibit B. The declaration of Lloyd Linder, an expert in the field of semiconductor device design, is attached at Exhibit C and further describes NXP's infringement of the '626 patent.

- 42. NXP's Accused Processes infringe and continue to infringe one or more claims of the '626 patent during the pendency of the '626 patent.
- 43. On information and belief, NXP has and continues to infringe pursuant to 35 U.S.C. § 271, et. seq., directly or indirectly, either literally or under the doctrine of equivalents, by using the Accused Processes in violation of one or more claims of the '626 patent. NXP has and continues to infringe pursuant to 35 U.S.C. § 271, et. seq., directly or indirectly, either literally or under the doctrine of equivalents, by making, selling, or offering to sell in the United States, or importing into the United States products manufactured or otherwise produced using the Accused Processes in violation of one or more claims of the '626 patent.
- 44. NXP's infringement of the '626 patent is exceptional and entitles Bell Semic to attorneys' fees and costs incurred in prosecuting this action under 35 U.S.C. § 285.
- 45. Bell Semic has been damaged by NXP's infringement of the '626 patent and will continue to be damaged unless NXP is enjoined by this Court. Bell Semic has suffered and continues to suffer irreparable injury for which there is no adequate remedy at law. The balance of hardships favors Bell Semic, and public interest is not disserved by an injunction.
- 46. Bell Semic is entitled to recover from NXP all damages that Bell Semic has sustained as a result of NXP's infringement of the '626 patent, including without limitation and/or not less than a reasonable royalty

### 

#### PRAYER FOR RELIEF

WHEREFORE, Bell Semic respectfully requests that this Court enter judgment in its favor as follows and award Bell Semic the following relief:

- a judgment declaring that NXP has infringed one or more claims of the '626 patent in this litigation pursuant to 35 U.S.C. § 271, et seq.;
- (b) an award of damages adequate to compensate Bell Semic for infringement of the '626 patent by NXP, in an amount to be proven at trial, including supplemental post-verdict damages until such time as NXP ceases its infringing conduct;
- (c) a permanent injunction, pursuant to 35 U.S.C. § 283, prohibiting NXP and its officers, directors, employees, agents, consultants, contractors, suppliers, distributors, all affiliated entities, and all others acting in privity with NXP, from committing further acts of infringement;
- (d) a judgment requiring NXP to make an accounting of damages resulting from Infineon's infringement of the '626 patent;
- (e) the costs of this action, as well as attorneys' fees as provided by 35 U.S.C. § 285;
- (f) pre-judgment and post-judgment interest at the maximum amount permitted by law;
- (g) all other relief, in law or equity, to which Bell Semic is entitled.

1 Dated: October 6, 2022 /s/ James J. Yukevich 2 James J. Yukevich, SBN 159896 jyukevich@yukelaw.com 3 Cristina M. Ciminelli, SBN 206201 4 cciminelli@yukelaw.com Nina J. Kim, SBN 251593 5 nkim@yukelaw.com YUKEVICH CAVANAUGH 6 501 West Broadway, Suite 806 7 San Diego, CA 92101 8 Telephone: (619) 400-4872 Facsimile: (619) 400-4873 9 10 Paul Richter\* **DEVLIN LAW FIRM LLC** 11 1526 Gilpin Avenue 12 Wilmington, Delaware 19806 Telephone: (302) 449-9010 13 Facsimile: (302) 353-4251 14 David Sochia\* 15 dsochia@McKoolSmith.com 16 Ashley N. Moore\* amoore@McKoolSmith.com 17 Richard A. Kamprath\* 18 rkamprath@McKoolSmith.com Alexandra Easley\* 19 aeasley@McKoolSmith.com 20 MCKOOL SMITH, P.C. 300 Crescent Court Suite 1500 21 Dallas, TX 75201 22 \*Pro Hac Vice Applications forthcoming 23 24 Attorneys for Plaintiff Bell Semiconductor, LLC 25 26 27 28

13 ORIGINAL COMPLAINT

**DEMAND FOR JURY TRIAL** 1 Plaintiff hereby demands a jury trial for all issues so triable. 2 3 Dated: October 6, 2022 /s/ James J. Yukevich 4 James J. Yukevich, SBN 159896 jyukevich@yukelaw.com 5 Cristina M. Ciminelli, SBN 206201 cciminelli@yukelaw.com 6 Nina J. Kim, SBN 251593 7 nkim@yukelaw.com 8 YUKEVICH CAVANAUGH 501 West Broadway, Suite 806 9 San Diego, CA 92101 10 Telephone: (619) 400-4872 Facsimile: (619) 400-4873 11 12 Paul Richter\* **DEVLIN LAW FIRM LLC** 13 1526 Gilpin Avenue 14 Wilmington, Delaware 19806 Telephone: (302) 449-9010 15 Facsimile: (302) 353-4251 16 David Sochia\* 17 dsochia@McKoolSmith.com 18 Ashley N. Moore\* amoore@McKoolSmith.com 19 Richard A. Kamprath\* 20 rkamprath@McKoolSmith.com Alexandra Easley\* 21 aeasley@McKoolSmith.com 22 MCKOOL SMITH, P.C. 300 Crescent Court Suite 1500 23 Dallas, TX 75201 24 \*Pro Hac Vice Applications forthcoming 25 Attorneys for Plaintiff Bell Semiconductor, 26 LLC 27 28

14 ORIGINAL COMPLAINT