1	James R. Patterson, SBN 211102	
2 3	jim@pattersonlawgroup.com Jennifer M. French, SBN 265422 jenn@pattersonlawgroup.com PATTERSON LAW GROUP, APC 1350 Columbia Street, Unit 603	
4	San Diego, California 92101 Telephone: (619) 756-6990	
5	Facsimile: (619) 756-6991	
6789	Alan Block, SBN 143783 ablock@mckoolsmith.com MCKOOL SMITH, P.C. 300 South Grand Avenue, Suite 2900 Los Angeles, California 90071 Telephone: (213) 694-1200	
10 11 12	Facsimile: (213) 694-1234 Paul Richter, NY SBN 2558237* prichter@devlinlawfirm.com DEVLIN LAW FIRM LLC 1526 Gilpin Avenue Wilmington, Delaware 19806 Telephone: (302) 449-9010 Facsimile: (302) 353-4251	
14	*Pro Hac Vice application forthcomin	ı,ø
15	Attorneys for Plaintiff	0
16		
17	IN THE UNITED S	STATES DISTRICT COURT
18	FOR THE SOUTHER	N DISTRICT OF CALIFORNIA
19		
20	BELL SEMICONDUCTOR, LLC	Case No. <u>'22CV1794 BEN RBB</u>
21	Plaintiff,	ORIGINAL COMPLAINT
22	V.	
23	NXP USA, INC.	JURY TRIAL DEMANDED
24	Defendant.	
25		
26		
27		
28		

ORIGINAL COMPLAINT

Plaintiff Bell Semiconductor, LLC ("Bell Semic" or "Plaintiff") brings this Complaint against Defendant NXP USA, Inc. ("NXP") for infringement of U.S. Patent No. 7,396,760 ("the '760 patent"). Plaintiff, on personal knowledge of its own acts, and on information and belief as to all others based on investigation, alleges as follows:

SUMMARY OF THE ACTION

- 1. This is a patent infringement suit relating to NXP's unauthorized and unlicensed use of the '760 patent. The circuit design methodologies claimed in the '760 patent are used by NXP in the production of one or more of its semiconductor chips, including at least the NXP LS1043A Quad-Core Networking Processor devices ("NXP Accused Product").
- 2. Traditionally, the process flow for IC design is highly linear, with each phase of the design process depending on the previous steps. Accordingly, when revisions to portions of the physical design are made, as typically happens numerous times during the design process, all the subsequent steps typically need to be redone in their entirety for at least the layer, if not the entire device. This is because regardless of the size or extent of the revision to the physical design, the changes must be merged into a much larger integrated circuit design and then the remaining steps of the design process flow re-run.
- 3. Semiconductor devices include different kinds of materials to function as intended. For example, these devices typically include both metal (i.e., conductor) and insulator materials, which are deposited or otherwise processed sequentially in layers to form the final device. These layers—and the interconnects and components formed within them—have gotten much smaller over time, increasing the performance of these devices dramatically. As a result, it has become even more important to keep the layers planar as the device is being built because defects and warpage can cause fabrication issues and malfunctioning of the device.

- 4. Manufacturers use a process called Chemical Mechanical Planarization/Polishing ("CMP") to smooth out the surface of the device to prepare the device for further processing, such as deposition of another layer. This allows subsequent layers to be built and connected more easily with fewer opportunities for short circuits or other errors that render the device defective. CMP functions best when there is a certain density and variance of the same material on the surface of the chip. This is because different materials will be "polished" away at different rates, leading to erosion or dishing on the surface.
- 5. To reduce this problem "dummy" material, also known as "dummy fill," is typically inserted into low-density regions of the device to increase the overall uniformity of the structures on the surface of the layer and reduce the density variability across the surface of the device. However, dummy fill can increase capacitance if it is placed too close to signal wires, which slows the transmission speed of signals and degrades the overall performance of the device.
- 6. Just as unwanted capacitance can result from the interaction of elements within the layer of an integrated circuit, it can also result from interaction of elements across adjacent layers. While certain elements (such as signal lines and power lines) cannot be easily moved without affecting circuit performance, there is substantially more flexibility regarding placement, positioning, and spacing of non-signal carrying features such as dummy fill, even when certain quantities of dummy fill are needed within layers and portions of layers to meet processing requirements.
- 7. Prior to development of the methodology described in the '760 patent, the placement of dummy fill in the open areas of the interconnect layer was performed based primarily upon meeting density requirements. To the extent that timing and capacitance effects were considered in dummy fill dimensions, orientation, positioning, or otherwise in dummy fill placement, the conventional dummy fill tools at the time only considered intralayer effects—i.e., interactions between dummy fill features and

other elements (such as signal nets) on that same layer. However, use of dummy fill that overlapped on successive layers could and often did create a substantial interlayer bulk capacitive effect that had a negative impact on circuit timing and performance, and which was not considered by the conventional dummy fill tools at the time even when they considered certain intralayer timing effects. *See* Ex. A at 1:43–2:6, 4:11–16.

- 8. Recognizing these drawbacks, as well as the importance of having a flat or planarized surface on the devices, the inventors of the '760 patent set out to develop a design process that would also consider the interlayer bulk capacitance created by overlapping dummy fill and consider those intralayer effects in arranging dummy fill in the chip layout so as to minimize the unwanted bulk capacitance created by overlapping dummy fill features.
- 9. The inventors of the '760 patent ultimately conceived of a method for addressing the interlayer capacitive effects of dummy fill by treating each successive set of layers as a pair and then rearranging the dummy fill in one or both layers so as to minimize their overlap. This was particularly advantageous in "intelligent dummy fill placement," i.e., when timing impact is considered when placing dummy fill. *See* Ex. A at 2:10–19.
- 10. The inventions disclosed in the '760 patent provide many advantages over the prior art. In particular, rearranging the dummy fill features such that they do not align vertically in successive layers can reduce unwanted bulk capacitance introduced by dummy fill and thus minimize the interlayer capacitance. *See* Ex. A at 2:45–48, 2:47–59, 3:30–33, 5:19–39. This removed unwanted bulk capacitance that would otherwise slow down signals in the circuit and adversely affect timing in the IC, thus improving its speed and performance. *See* Ex. A at 2:3–6. These significant advantages are achieved through the use of the patented inventions and thus the '760 patent presents significant commercial value for companies like NXP.

11. Bell Semic brings this action to put a stop to NXP's unauthorized and unlicensed use of the inventions claimed in the '760 patent.

,

THE PARTIES

- 12. Plaintiff Bell Semic is a limited liability company organized under the laws of the State of Delaware with a place of business at One West Broad Street, Suite 901, Bethlehem, PA 18018.
- 13. Bell Semic stems from a long pedigree that began at Bell Labs. Bell Labs sprung out of the Bell System as a research and development laboratory, and eventually became known as one of America's greatest technology incubators. Bell Labs employees invented the transistor in 1947 in Murray Hill, New Jersey. It was widely considered one of the most important technological breakthroughs of the time, earning the inventors the Nobel Prize in Physics. Bell Labs made the first commercial transistors at a plant in Allentown, Pennsylvania. For decades, Bell Labs licensed its transistor patents to companies throughout the world, creating a technological boom that led to the use of transistors in the semiconductor devices prevalent in most electronic devices today.
- 14. Bell Semic, a successor to Bell Labs' pioneering efforts, owns over 1,900 worldwide patents and applications, approximately 1,500 of which are active United States patents. This patent portfolio of semiconductor–related inventions was developed over many years by some of the world's leading semiconductor companies, including Bell Labs, Lucent Technologies, Agere Systems, and LSI Logic and LSI Corporation ("LSI"). This portfolio reflects technology that underlies many important innovations in the development of semiconductors and integrated circuits for high–tech products, including smartphones, computers, wearables, digital signal processors, IoT devices, automobiles, broadband carrier access, switches, network processors, and wireless connectors.

- 15. The principals of Bell Semic all worked at Bell Labs' Allentown facility, and have continued the rich tradition of innovating, licensing, and helping the industry at large since those early days at Bell Labs. For example, Bell Semic's CTO was an LSI Fellow and Broadcom Fellow. He is known throughout the world as an innovator with more than 300 patents to his name, and he has a sterling reputation for helping semiconductor fabs improve their efficiency. Bell Semic's CEO took a brief hiatus from the semiconductor world to work with Nortel Networks in the telecom industry during its bankruptcy. His efforts saved the pensions of tens of thousands of Nortel retirees and employees. In addition, several Bell Semic executives previously served as engineers at many of these companies and were personally involved in creating the ideas claimed throughout Bell Semic's extensive patent portfolio.
- 16. On information and belief, NXP has its principal place of business and headquarters at 6501 William Cannon Drive West, Austin, TX 78735.
- 17. On information and belief, NXP develops, designs, and/or manufactures products in the United States, including in this District, according to the '760 patented process/methodology; and/or uses the '760 patented process/methodology in the United States, including in this District, to make products; and/or distributes, markets, sells, or offers to sell in the United States and/or imports products into the United States, including in this District, that were manufactured or otherwise produced using the patented process. Additionally, NXP introduces those products into the stream of commerce knowing that they will be sold and/or used in this District and elsewhere in the United States.

JURISDICTION AND VENUE

18. This is an action for patent infringement arising under the Patent Laws of the United States, Title 35 of the United States Code. Accordingly, this Court has subject matter jurisdiction under 28 U.S.C. §§ 1331 and 1338(a).

- 19. This Court has personal jurisdiction over NXP under the laws of the State of California, due at least to its substantial business in California and in this District. NXP has purposefully and voluntarily availed itself of the privileges of conducting business in the United States, in the State of California, and in this District by continuously and systematically placing goods into the stream of commerce through an established distribution channel with the expectation that they will be purchased by consumers in this District. In the State of California and in this District, NXP, directly: (i) performs at least a portion of the infringements alleged herein; (ii) develops, designs, and/or manufactures products according to the '760 patented process/methodology; (iii) distributes, markets, sells, or offers to sell products formed according to the '760 patented process/methodology; and/or (iv) imports products formed according to the '760 patented process/methodology.
- 20. On information and belief, venue is proper in this Court pursuant to 28 U.S.C. §§ 1391 and 1400 because NXP has committed, and continues to commit, acts of infringement in this District and has a regular and established place of business in this District. For example, NXP maintains a regular and established place of business in the District at Innovation Drive, Suite 150, San Diego, CA 92128. On information and belief, NXP current employs more than 75 engineers in the San Diego area. See Search Results LinkedIn for Current **NXP** Employees, (available https://www.linkedin.com/search/results/people/?currentCompany=%5B%221088%2 2%5D&geoUrn=%5B%22103918656%22%2C%2290010472%22%5D&keywords=e ngineer&origin=FACETED_SEARCH&sid=or8) (last visited November 4, 2022).
- 21. Currently, on information and belief, NXP is advertising 20 jobs in the San Diego area. These positions include those that relate to the '760 patented technologies, such as positions for a Senior Principal Physical Design Engineer, SoC Hardware Architect, and Entry Level Design, Verification, and Validation Engineer. See NXP Job Listings,

24

25

26

(https://nxp.wd3.myworkdayjobs.com/careers?Location_Country=bc33aa3152ec42d4 995f4791a106ed09&locations=98d67abaaa8a100fa6344859d7d49369) (last visited November 4, 2022).

- 22. Venue is also convenient in this District. This is at least true because of this District's close ties to this case—including the technology, relevant witnesses, and sources of proof noted above—and its ability to quickly and efficiently move this case to resolution.
- 23. On information and belief, Bell Semic's cause of action arises directly from NXP's circuit design work and other activities in this District. Moreover, on information and belief, NXP has derived substantial revenues from its infringing acts occurring within the State of California and within this District.

U.S. PATENT NO. 7,396,760

- 24. Bell Semic is the owner by assignment of the '760 patent. The '760 patent is titled "Method and System for Reducing Inter-Layer Capacitance in Integrated Circuits."
 - 25. A true and correct copy of the '760 patent is attached as Exhibit A.
- 26. The inventors of the '760 patent are Kunal Taravade, Neal Callan, and Paul Filseth.
- 27. The '760 patent issued on July 8, 2008 from an application filed on November 17, 2004.
- 28. The '760 patent generally relates to "a method for reducing inter-layer capacitance" in integrated circuits "through dummy fill methodology." Ex. A at 1:8–10.
- 29. The background section of the '760 patent identifies the shortcomings of the prior art. More specifically, the specification describes that the prior dummy fill methodologies were disadvantageous because they typically focused on achieving uniformity of feature density and failed to sufficiently address adverse effects of the

dummy fill on electric field and unwanted bulk capacitance. *See* Ex. A at 1:62–66. In addition, these dummy fill methodologies only considered intralayer effects of dummy fill, to the extent that they considered timing impact at all. *See* Ex. A at 1:66–2:3. Thus, placement of dummy fill, even if advantageous on each individual layer, could create problems when it overlapped with dummy fill features on successive layers, introducing an additional bulk capacitance component that could be substantial. *See id.* at 4:11–17, 4:25–28. These methodologies failed to consider interlayer effects such as those caused by the overlap of dummy fill features in successive layers, which could have a substantial negative impact on timing. *See id.* at 2:3–6.

- 30. In light of the drawbacks of the prior art, the inventors of the '760 patent recognized a need for "intelligent dummy fill placement to reduce interlayer capacitance caused by overlaps of dummy fill area on successive layers," which would also "treat[] each consecutive pair of layers together when the intelligent dummy filling placement is performed." Ex. A at 2:7–13. The inventions claimed in the '760 patent address this need.
- 31. The '760 patent contains two independent claims and 19 total claims. Claim 1 reads:
 - 1. A method for placing dummy fill patterns in an integrated circuit fabrication process, comprising:

obtaining layout information of the integrated circuit, the integrated circuit including a plurality of layers;

obtaining a first dummy fill space for a first layer based on the layout information;

obtaining a second dummy fill space for a second layer, the second layer being placed successively to the first layer;

determining an overlap between the first dummy fill space and the second dummy fill space; and

minimizing the overlap by re-arranging a plurality of first dummy fill features and a plurality of second dummy fill features,

wherein the first dummy fill space includes non-signal carrying lines on the first layer and the second dummy fill space includes non-signal carrying lines on the second layer.

6

15 16

14

17 18

19

20

21

22

23 24

25

26 27

28

32. This claim, as a whole, provides significant benefits and improvements to the function of the semiconductor device, e.g., minimizing interlayer bulk capacitance and thus improving the timing characteristics and performance of the IC while meeting interconnect density requirements during processing. See, e.g., Ex. A at 1:37–55, 5:19– 39.

33. The claims of the '760 patent also recite inventive concepts that improve the functioning of the fabrication process, particularly as to dummy filling. The claims of the '760 patent disclose a new and novel solution to specific problems related to improving semiconductor fabrication. As explained in detail above and in the '760 patent specification, the claimed inventions improve upon the prior art processes by considering successive layers rather than each layer on its own, and then determining the overlap between dummy fill features on successive layers before rearranging them to minimize their overlap and thus reduce interlayer bulk capacitance. This has advantages such as minimizing the parasitic capacitance of the interconnect layers, especially the bulk capacitance contributed by the interlayer effects of overlapping dummy fill features, while maintaining necessary interconnect density to meet fabrication requirements.

COUNT I – INFRINGEMENT OF U.S. PATENT NO. 6,436,807

- 34. Bell Semic re-alleges and incorporates by reference the allegations of the foregoing paragraphs as if fully set forth herein.
- 35. The '760 patent is valid and enforceable under the United States Patent Laws.
- 36. Bell Semic owns, by assignment, all right, title, and interest in and to the '760 patent, including the right to collect for past damages.
 - A copy of the '760 patent is attached at Exhibit A. 37.
- 38. On information and belief, NXP has and continues to directly infringe pursuant to 35 U.S.C. § 271(a) one or more claims of the '760 patent by using the

patented methodology to design one or more semiconductor devices, including as one example the NXP Accused Product, in the United States.

- 39. On information and belief, NXP employs a variety of design tools, for example, Cadence, Synopsys, and/or Siemens tools, to make a layout for an interconnect layer of a semiconductor device (the "Accused Processes") as recited in the '807 patent claims. As one example, NXP's Accused Processes allow arrangement and rearrangement of dummy fill in a timing aware fashion, including with the ability to stagger the dummy fill in successive layers so as to minimize the interlayer bulk capacitance after determining their overlap as required by claim 1 of the '760 patent. NXP does so by employing a design tool, such as at least one of a Cadence, Synopsys, and/or Siemens tool, rearrange the dummy fill features in successive layers of its Accused Product.
- 40. NXP's Accused Processes also form the dummy fill features in a grid within one or more of the successive layers, provide square-shaped dummy fill features in one or more of the successive layers, determine the dummy fill space based on a local pattern density in one or more of the successive layers, and minimize total bulk capacitance and/or certain of its components. NXP does so by employing a design tool, such as at least one of the Cadence, Synopsys, and/or Siemens tools, to implement dummy fill functionality in a timing-aware fashion and with consideration of interlayer capacitive effects in creation and design of its Accused Product.
- 41. An exemplary infringement analysis showing infringement of one or more claims of the '760 patent is set forth in Exhibit B. The declaration of Dhaval Brahmbhatt, an expert in the field of semiconductor device design, is attached at Exhibit C and further describes NXP's infringement of the '760 patent.
- 42. NXP's Accused Processes infringe and continue to infringe one or more claims of the '807 patent during the pendency of the '760 patent.

- 43. On information and belief, NXP has and continues to infringe directly pursuant to 35 U.S.C. § 271, et. seq., either literally or under the doctrine of equivalents, by using the Accused Processes in violation of one or more claims of the '760 patent. NXP has and continues to infringe directly pursuant to 35 U.S.C. § 271, et. seq., either literally or under the doctrine of equivalents, by making, selling, or offering to sell in the United States, or importing into the United States products manufactured or otherwise produced using the Accused Processes in violation of one or more claims of the '760 patent.
- 44. NXP's infringement of the '760 patent is exceptional and entitles Bell Semic to attorneys' fees and costs incurred in prosecuting this action under 35 U.S.C. § 285.
- 45. Bell Semic has been damaged by NXP's infringement of the '760 patent and will continue to be damaged unless NXP is enjoined by this Court. Bell Semic has suffered and continues to suffer irreparable injury for which there is no adequate remedy at law. The balance of hardships favors Bell Semic, and public interest is not disserved by an injunction.
- 46. Bell Semic is entitled to recover from NXP all damages that Bell Semic has sustained as a result of NXP's infringement of the '760 patent, including without limitation and/or not less than a reasonable royalty.

PRAYER FOR RELIEF

WHEREFORE, Bell Semic respectfully requests that this Court enter judgment in its favor as follows and award Bell Semic the following relief:

- (a) a judgment declaring that NXP has infringed one or more claims of the '760 patent in this litigation pursuant to 35 U.S.C. § 271, et seq.;
- (b) an award of damages adequate to compensate Bell Semic for infringement of the '760 patent by NXP, in an amount to be proven at trial, including supplemental post-verdict damages until such time as NXP ceases its infringing conduct;

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	

- (c) a permanent injunction, pursuant to 35 U.S.C. § 283, prohibiting NXP and its officers, directors, employees, agents, consultants, contractors, suppliers, distributors, all affiliated entities, and all others acting in privity with NXP, from committing further acts of infringement;
- (d) a judgment requiring NXP to make an accounting of damages resulting from Infineon's infringement of the '760 patent;
- (e) the costs of this action, as well as attorneys' fees as provided by 35 U.S.C. § 285;
- (f) pre-judgment and post-judgment interest at the maximum amount permitted by law;
- (g) all other relief, in law or equity, to which Bell Semic is entitled.

Dated: November 15, 2022

/s/ Jennifer M. French
James R. Patterson, SBN 211102
jim@pattersonlawgroup.com
Jennifer M. French, SBN 265422
jenn@pattersonlawgroup.com
PATTERSON LAW GROUP, APC
1350 Columbia Street, Unit 603
San Diego, California 92101
Telephone: (619) 756-6990
Facsimile: (619) 756-6991

Alan Block (SBN 143783) ablock@mckoolsmith.com MCKOOL SMITH, P.C. 300 South Grand Avenue, Suite 2900 Los Angeles, California 90071 Telephone: (213) 694-1200 Facsimile: (213) 694-1234

Paul Richter, NY SBN 2558237* prichter@devlinlawfirm.com **DEVLIN LAW FIRM LLC** 1526 Gilpin Avenue Wilmington, Delaware 19806 Telephone: (302) 449-9010 Facsimile: (302) 353-4251

*Pro Hac Vice application forthcoming

Attorneys for Plaintiff Bell Semiconductor, LLC

DEMAND FOR JURY TRIAL 1 Plaintiff hereby demands a jury trial for all issues so triable. 2 Dated: November 15, 2022 3 /s/ Jennifer M. French James R. Patterson, SBN 211102 4 jim@pattersonlawgroup.com Jennifer M. French, SBN 265422 5 jenn@pattersonlawgroup.com
PATTERSON LAW GROUP, APC 1350 Columbia Street, Unit 603 San Diego, California 92101 Telephone: (619) 756-6990 6 7 Facsimile: (619) 756-6991 8 Alan Block (SBN 143783) 9 ablock@mckoolsmith.com MCKOOL SMITH, P.C. 300 South Grand Avenue, Suite 2900 10 Los Angeles, California 90071 11 Telephone: (213) 694-1200 Facsimile: (213) 694-1234 12 Paul Richter, NY SBN 2558237* 13 prichter@devlinlawfirm.com DEVLIN LAW FIRM LLC 14 1526 Gilpin Avenue Wilmington, Delaware 19806 15 Telephone: (302) 449-9010 Facsimile: (302) 353-4251 16 *Pro Hac Vice application forthcoming 17 Attorneys for Plaintiff Bell Semiconductor, 18 LLC 19 20 21 22 23 24 25 26 27