	Case 8:24-cv-01903-DFM	Document 1	Filed 09/03/24	Page 1 of 51	Page ID #:1		
1 2 3 4 5 6 7 8 9 10	Denise M. De Mory California State Bar No. 1 Richard C. Lin California State Bar No. 2 Michael Flynn-O'Brien California State Bar No. 2 Aaron R. Hand California State Bar No. 2 BUNSOW DE MORY LLP 701 El Camino Real Redwood City, CA 94063 (650) 351-7241 Telephone (415) 426-4744 Facsimile ddemory@bdiplaw.com rlin@bdiplaw.com	09233 91301 45755					
11 12	ahand@bdiplaw.com						
12	Attorneys for Plaintiff BiTMICRO LLC						
14 15 16	IN THE UNITED STATES DISTRICT COURT FOR THE CENTRAL DISTRICT OF CALIFORNIA						
17	BiTMICRO LLC,						
18	Plaintiff,		Civil Action No.: 8:24-cv-1903				
19	, , , , , , , , , , , , , , , , , , ,						
20	V.		JURY TRIAL DEMANDED				
21	WESTERN DIGITAL	ESTERN					
22	DIGITAL TECHNOLOG						
23	Defendants.						
24							
25							
26							
27							
28							

COMPLAINT FOR PATENT INFRINGEMENT

Plaintiff BiTMICRO LLC ("Plaintiff" or "BiTMICRO"), through its attorneys,
for its Complaint against Western Digital Corporation and Western Digital
Technologies, Inc. (collectively, "Defendants" or "Western Digital"), demands a trial
by jury and alleges as follows:

FACTUAL INTRODUCTION

1. The novel inventions disclosed in the Asserted Patents in this matter
were invented by BiTMICRO Networks, Inc. ("BNI"). BNI was founded in 1995
and was a leader in enterprise storage for mission-critical computing, particularly for
military applications. BNI's storage devices are best known for exceeding the
extreme performance and data integrity required for enterprise, industrial, and
military environments.

BNI made critical advances in the solid-state drive ("SSD") and
 integrated circuit technology that is embodied in the Asserted Patents. The Asserted
 Patents in this case are the result of the work of BNI engineers and developers,
 spanning a period of over a decade.

Innovation was one of the keys to the success at BNI. The company was
involved with research and development projects in the SSD industry for about 20
years, over which time it accumulated over 50 U.S. patents, all of which are now
owned by BiTMICRO.

THE PARTIES

4. BiTMICRO is the current owner and assignee of the Asserted Patents
and holds all rights necessary to bring this action.

5. BiTMICRO is a Delaware limited liability company with its principal
place of business located at 11921 Freedom Drive, Suite 550, Reston, Virginia
20190.

6. Defendant Western Digital Corporation is a Delaware Corporation with
offices in this District at 3355 Michelson Drive, Suite 100, Irvine, California 92612.

Western Digital Corporation is registered with the California Secretary of State to do
 business in California and can be served through its registered agent, CSC - Lawyers
 Incorporating Service, 2710 Gateway Oaks Drive, Sacramento, California 95833.

7. Defendant Western Digital Technologies, Inc. is a subsidiary of Western
Digital Corporation. Western Digital Technologies, Inc. is a Delaware Corporation
with offices in this District at 3355 Michelson Drive, Suite 100, Irvine, California
92612. Western Digital Technologies, Inc. is registered with the California Secretary
of State to do business in California and can be served through its registered agent,
CSC - Lawyers Incorporating Service, 2710 Gateway Oaks Drive, Sacramento,
California 95833.

JURISDICTION AND VENUE

11

8. This action arises under the patent laws of the United States, Title 35 of
the United States Code. Subject matter jurisdiction is proper in this Court pursuant to
28 U.S.C. §§ 1331 and 1338(a).

This Court has personal jurisdiction over Western Digital because, inter 9. 15 alia, Western Digital (1) has substantial, continuous, and systematic contacts with 16 this State and this judicial district; (2) owns, manages, and operate facilities in this 17 State and this judicial district; (3) enjoys substantial income from its operations and 18 sales in this State and this judicial district; (4) employs residents of this State and 19 judicial district, and employs them in this State and this judicial district; and (5) 20 solicits business and markets products, systems and/or services in this State and 21 22 judicial district including, without limitation, those related to the infringing accused products. 23

10. This Court also has personal jurisdiction over Western Digital because it
has committed and continues to commit acts of direct infringement in this judicial
district in violation of at least 35 U.S.C. § 271(a). In particular, Western Digital has
made, used, offered to sell, and/or sold the accused products in this judicial district,
including through retail stores and online.

1 11. Venue is proper in this District pursuant to 28 U.S.C. §1319(b)-(c) and
 §1400(b), at least because of Western Digital's physical presence in this judicial
 district and because Western Digital conducts business in this judicial district, and,
 because Western Digital, directly or through its agents, has committed acts within
 this judicial district giving rise to this action, and/or has committed acts of patent
 infringement within this judicial district giving rise to this action.

FACTUAL ALLEGATIONS BiTMICRO Patents

9 12. The BiTMICRO inventions contained in the Asserted Patents relate to
10 groundbreaking improvements to memory controllers, mapping tables for memory
11 devices, NVMe over Fabrics technologies, and data security as will be further
12 described below.

13

7

8

U.S. Patent No. 9,135,190

14 13. On September 15, 2015, the U.S. Patent and Trademark Office duly and
15 lawfully issued United States Patent No. 9,135,190 ("the '190 Patent"), entitled
16 "Multi-profile memory controller for computing devices." A true and correct copy of
17 the '190 Patent is attached hereto as Exhibit A.

18 14. BiTMICRO is the owner and assignee of all right, title, and interest in
and to the '190 Patent, including the right to assert all causes of action arising under
said patent and the right to any remedies for infringement of it.

15. The '190 Patent describes, among other things, a multi-profile memory 21 22 controller for computing devices. Specifically, the '190 Patent describes a memory controller that can operate with memory locations, memory devices, or both which 23 are associated with different memory attributes, different attribute qualifiers, or the 24 like. For example, a non-volatile memory storage device may be portioned to allow a 25 memory controller to treat a portion of the memory device as a temporary cache 26 memory to store data prior to writing the data to a permanent storage location. This 27 eliminates the need for a separate memory cache, often composed of volatile 28

-4-

memory. This capability has the additional advantage of maintaining the temporary
 data in the non-volatile cache partition in the event of an unexpected power loss.

Prior to the invention of the '190 Patent, memory controllers were 16. 3 designed to operate with memory locations and memory devices that all shared the 4 same set of memory device characteristics, such as block size. Due to this limitation, 5 there was no way of varying how a memory controller performed read and write 6 operations on different memory locations or memory devices. The '190 Patent 7 overcame this limitation by disclosing a novel multi-profile memory controller with 8 the ability to operate differently with memory locations and memory devices based 9 on differences between the attributes of particular memory locations and memory 10 devices. See Ex. A, at 1:20-60. 11

As described in the '190 Patent, a memory store includes multiple 12 17. addressable memory locations, and each location is associated with a set of memory 13 14 attributes, which can include, for example, the type of memory device in which the memory location is located, the data size used by the memory device, or the memory 15 protocol of the device. See Ex. A, at 2:63-3:13. These attributes are organized into 16 device profiles that can be used by a memory controller connected to the memory 17 store to determine how memory transactions are to be performed with each memory 18 location. See Ex. A, at 3:14-4:25. By analyzing the requirements of the requested 19 memory transaction and comparing those requirements to the device profiles, the 20 memory controller selects the appropriate memory location for the memory 21 transaction. The criteria used by the controller to select the optimal memory location 22 for the memory transaction based on the stored attributes within the device profiles 23 can be programmed in any number of ways. See Ex. A, at 7:60-9:48. 24

25
18. The novel features of the invention are recited in the claims. For
26
26
26
26
27
26
26
27
28
29
29
20
20
20
21
21
22
23
24
25
26
26
27
28
28
29
29
20
20
20
21
21
22
23
24
26
26
27
28
29
20
20
21
21
22
23
24
26
26
26
26
26
27
28
29
20
21
21
22
23
24
25
26
26
27
26
26
27
26
27
28
28
29
29
20
21
21
21
21
21
21
21
22
23
24
24
25
26
26
27
28
28
28
28
29
29
20
20
20
20
20
21
21
21
21
21
21
21
21
22
23
24
24
24
25
26
26
27
28
28
29
29
20
20
20
21
21
21
21
22
22
23
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
2

A memory controller comprising:

27

28

-5-

an interface controller coupled to a memory device interface and an input/output (IO) device interface;

a memory store;

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

wherein the memory device interface is directly coupled to the memory store;

said interface controller disposed to perform a memory transaction by addressing a first memory location in the memory store,

said first memory location and a second memory location respectively associated with a first device profile and a second device profile;

wherein said first device profile is optimal for a data type subject to the memory transaction, wherein said data type comprises one of a random data type or a sequential data type;

said interface controller identifies command details for causing the memory transaction to be performed, wherein said command details comprising the first memory device;

said device profile representing a first set of attributes of said first memory location, and said second device profile representing a second set of attributes of said second memory location, and a difference exists between said first and second device profiles;

said interface controller obtaining the first set of attributes after identifying the command details; and said addressing of said first memory location includes using said attributes from said first device profile;

and said addressing of said first memory location includes selecting a
 transfer size for the memory transaction, wherein the transfer size is a
 function of a data size of the memory transaction and the first set of
 attributes.

25 Ex. A at 18:34-65. Claim 59 of the '190 Patent describes claim elements individually

26 || or as an ordered combination, that were non-routine and unconventional as of the

7 priority date and an improvement over prior art, as it provided a memory controller

(not previously available) with an interface controller capable of performing memory
 transactions with different transfer sizes on different memory locations based on
 attributes associated with the different memory locations as defined in differing
 device profiles for those memory locations. *See* Ex. A at Abstract, 1:20-60, 2:41-62).

U.S. Patent No. 8,010,740

5

6 19. On August 30, 2011, the U.S. Patent and Trademark Office duly and
7 lawfully issued United States Patent No. 8,010,740 ("the '740 Patent"), entitled
8 "Optimizing memory operations in an electronic storage device." A true and correct
9 copy of the '740 Patent is attached hereto as Exhibit B.

20. BiTMICRO is the owner and assignee of all right, title, and interest in
and to the '740 Patent, including the right to assert all causes of action arising under
said patent and the right to any remedies for infringement of it.

13 21. The '740 Patent describes, among other things, a mapping table for optimizing memory operations in an electronic storage device. Prior to the 14 inventions in the '740 Patent, memory operations in solid state storage devices were 15 subject to a number of inefficiencies. As described in the '740 specification, SSDs 16 such as those that include NAND flash memory "suffer from write cycle limitations 17 and to a certain degree, bad blocks. In addition, flash drives use block addressing 18 rather than byte addressing, and these flash drives use block addresses that are 19 usually much larger than the block address used by the host. Block addressing may 20 impose an additional level of complexity and additional processing cycles when 21 performing a write operation, and which in turn, may increase write operation 22 latency. This additional level of complexity may include performing a read-modify-23 write transaction to complete the write operation." Ex. B at 1:42-53. 24

25 22. To address these issues and increase the speed and efficiency of memory
26 operations in their products, SSD manufacturers tried solutions such as adding
27 complex algorithms to handle the management of memory operations and adding
28 more powerful processing devices to run these complex algorithms. *See id.* at 1:54-

2:10. These solutions, however, increased both the cost and design complexity of the
 2 SSDs. *See id.*

23. The '740 Patent overcame this problem by providing a solution that 3 optimizes memory operations in a solid-state storage device while minimizing the 4 amount of additional cost and complexity to the design of the device. See id. at 2:11-5 14. The '740 Patent achieves this through an improved mapping table that 6 "increas[es] the likelihood that, in response to an I/O transaction initiated by a host, 7 the operational load imposed on the storage device by these memory operations will 8 be optimally distributed across different storage device resources, such as by 9 interleaving or parallel memory operations, reducing memory operation latency, 10 increasing operational device efficiency, or both." Id. at 2:14-21; see also id. at 3:12-11 31. For example, the '740 Patent describes a mapping table that includes a set of 12 logical fields that represent a plurality of logical block address (LBA) sets. The 13 mapping table also includes a set of physical block address (PBA) fields that 14 represent a set of PBAs and access parameters for the PBAs, as well as information 15 that associates the LBA sets with the PBA sets in a highly efficient manner. The 16 mapping table enables the storage device to perform optimized memory operations 17 on memory locations based on the information in the table regarding the relationship 18 between the LBA and PBA sets and the access parameters. See id. at 2:27-4. 19

20 24. The novel features of the '740 inventions are recited in the claims. For
21 example, claim 1 of the '740 Patent recites:

A mapping table for optimizing memory operations performed by an electronic storage device in response to receiving an I/O transaction request initiated by a host, said mapping table comprising:

a set of logical fields, including a first logical field and a second logical field, and said logical fields respectively disposed for representing a plurality of LBA sets, including said first logical field disposed for representing a first LBA set and said second logical field disposed for

28

22

23

24

25

26

representing a second LBA set, said first and second LBA sets each representing a set of consecutive LBAs;

a set of PBA fields, including a first PBA field and a second PBA field, said set of PBA fields respectively disposed for representing a set of PBAs, including a first PBA disposed for representing a first set of access parameters and a second PBA disposed for representing a second set of access parameters, said PBAs each associated with a physical memory location in a memory store, said set of logical fields and said set of PBA fields disposed to associate said first and second LBA sets with said first and second PBAs;

and wherein, in response to receiving the I/O transaction request, said mapping table causes the electronic storage device to perform optimized memory operations on memory locations respectively associated with said first PBA and said second PBA, if the I/O transaction request is associated with said first and second LBA sets.

Ex. B at 9:64-10:24. Claim 1 of the '740 Patent describes claim elements
individually or as an ordered combination, that were non-routine and unconventional
as of the priority date and an improvement over prior art, as it provided a mapping
table (not previously available) that enables optimized memory operations in an
electronic storage device through information stored in a mapping table regarding
logical fields, PBA fields, access parameters, and relationships between LBA and
PBA sets. *See id.* at Abstract, 2:27-49.

U.S. Patent No. 9,875,205

21 25. On January 23, 2018, the U.S. Patent and Trademark Office duly and
22 lawfully issued United States Patent No. 9,875,205 ("the '205 Patent"), entitled
23 "Network of memory systems." A true and correct copy of the '205 Patent is
24 attached hereto as Exhibit C.

25 26. BiTMICRO is the owner and assignee of all right, title, and interest in
and to the '205 Patent, including the right to assert all causes of action arising under
said patent and the right to any remedies for infringement of it.

28

27. The '205 Patent describes, among other things, systems and methods
 enabling a large network of memory systems comprising a plurality of system
 controllers and flash memory modules. *See* Ex. C at Abstract. Specifically, the '205
 Patent describes a plurality of flash memory modules interconnected with other flash
 memory modules and to at least one system controller via a point-to-point
 communication bus topology. *Id.*

28. 7 Prior to the inventions in the '205 Patent, computing systems utilized redundancy to increase the reliability of multi-chip memory systems in which two or 8 more controllers are provided in the system controller to serve as redundant 9 components when failure occurs – if one controller fails, the system can still survive 10 with another controller taking the role of the failed controller. Id. at 1:50-58. One 11 12 disadvantage of the prior systems, however, is that in most multi-chip applications, data distribution from and to the memory chips that may reside on a module or on an 13 adjacent memory board can become one of the major bottlenecks in high-14 performance system implementation. Id. at 1:44-49. In addition, prior to the 15 inventions of the '205 Patent, computing systems did not provide for a large memory 16 system with multi-chip memory controllers and multiple flash memory modules to 17 permit the reliability of operation possible with the distribution of flash 18 devices/chips/die into multiple memory chips. Id. at 2:27-34. 19

20 29. The '205 Patent overcame these various limitations by disclosing novel systems and methods for providing a large memory system with multi-chip memory 21 controllers and multiple flash memory modules to permit the reliability of operation 22 possible with the distribution of flash devices/chips/die into multiple memory chips. 23 Id. at 2:27-34. These systems and methods allow the computing system to enhance 24 redundancy – enabling the use of flash devices that function despite failure in any 25 system controller or flash memory module. *Id.* at 2:35-38. In addition, these systems 26 and methods provide an interconnect strategy between system controllers and flash 27 array modules to enhance throughput and flexibility of data access. Id. at 2:40-43. 28

30. The novel features of the inventions of the '205 Patent are recited in the
claims. For example, claim 1 of the '205 Patent recites:

1. An apparatus comprising:

a communication bus interface;

a flash memory module coupled to the communication bus interface via a communication bus; and

a system controller coupled to the communication bus interface via an external communication bus; and

wherein the system controller performs a memory transaction via the communication bus interface to the flash memory module.

Ex. C at 19:28-37. Claim 1 of the '205 Patent describes claim elements individually
or as an ordered combination, that were non-routine and unconventional as of the
priority date and an improvement over prior art, as it uses a plurality of flash memory
modules interconnected with other flash memory modules and to at least one system
controller via a point-to-point communication bus topology. *See* Ex. C at Abstract,
2:27-43.

18

3

4

5

6

7

8

9

10

11

U.S. Patent No. 7,716,389

19 31. On May 11, 2010, the U.S. Patent and Trademark Office duly and
20 lawfully issued United States Patent No. 7,716,389 ("the '389 Patent"), entitled
21 "Direct memory access controller with encryption and decryption for non-blocking
22 high bandwidth I/O transactions." A true and correct copy of the '389 Patent is
23 attached hereto as Exhibit D.

32. BiTMICRO is the owner and assignee of all right, title, and interest in
and to the '389 Patent, including the right to assert all causes of action arising under
said patent and the right to any remedies for infringement of it.

27 28

33. The '389 Patent describes, among other things, systems and methods

for enhancing direct memory access (DMA) operations by performing multiple 1 encrypt and decrypt operations simultaneously using a data processing core. See Ex. 2 D at Abstract. Specifically, the '389 Patent describes an architecture to provide 3 secure and fast data transfers between I/O devices and the storage controller by 4 performing multiple encrypt and decrypt operations simultaneously to service 5 multiple transfer requests without a negative impact on the speed of transfer and 6 processing. Id. Through the use of the systems and methods described by the '389 7 Patent, enhanced DMA operations between multiple I/O devices and a storage 8 controller are accomplished by adding a data processing core and utilizing a multi-9 channel architecture that allows multiple requests to be serviced simultaneously. *Id.* 10

11 34. Prior to the inventions in the '389 Patent, computing systems did not 12 include data processing cores directed, *e.g.*, to computationally intensive tasks such 13 as encryption and decryption, especially not ones that designed to operate in tandem 14 with direct memory access controllers (DMACs). One of the disadvantages of such 15 systems was that they required several memory-to-memory transfers. *Id.* at 1:47-2:26.

35. The '389 Patent overcame these various limitations by disclosing novel
systems and methods for enhanced DMA operations by using a data processing core
for encrypting and decrypting data in conjunction with DMA requests. *Id.* at 2:27-61.

19 36. The novel features of the inventions of the '389 Patent are recited in the20 claims. For example, claim 19 of the '389 Patent recites:

19. A direct memory access controller for transferring data to or from a memory, and for encrypting or decrypting said data upon receiving a data processing request, the direct memory access controller comprising:

a means for performing a DMA data transfer, said means for performing a DMA data transfer including at least one DMA engine configured for transferring data;

a means for performing data processing coupled to said means for
 performing a DMA data transfer, said data processing includes

21

22

23

24

25

encrypting or decrypting said data in response to a DPC hit signal by at least using a DPC channel to intercept said data, causing said data to be transferred to said means for performing data processing.

Ex. D at 10:50-63. Claim 19 of the '389 Patent describes claim elements individually or as an ordered combination, that were non-routine and unconventional as of the priority date and an improvement over prior art, as it uses a DMAC with an encryption and decryption processor that enables multiple simultaneous data transfer requests and eliminates the need for extra memory to memory transfers. *See* Ex. D at Abstract, 1:64-2:3, 2:27-35.

Western Digital's Use of the Patented Technology

37. Western Digital is a worldwide supplier of flash memory and solid-state drives (SSDs). Western Digital also supplies customers with flash memory and solid-state drives under the SanDisk and SanDisk Professional brands. Specific examples of Western Digital's infringing products made, sold, and/or offered for sale in the United States, and/or imported into the United States are discussed in further detail below.

38. Western Digital makes, uses, sells, and/or offers to sell in the United
States, and/or imports into the United States (or has made, used, sold, offered for
sale, and/or imported into the United States) SSDs with SLC caching capabilities,
which infringe one or more claims of the '190 Patent. Such SSDs include, for
example, at least Western Digital's WD Blue SN570, WD Blue SN580, WD Blue
SA510 SATA M.2 2280, WD Green SATA M.2 2280, WD Blue SN5000, WD Red
SN700, IX SN530, iNAND EU312, iNAND IX EM111, iNAND IX EM141, PC
SA510, PC SA530, PC SN540, PC SN730, PC SN740, PC SN810, SanDisk Extreme
M.2 NVMe, SanDisk Extreme M.2 NVMe PCIe Gen 4.0, SanDisk Ultra 3D, SanDisk
SSD Plus, WD_BLACK SN750, WD_BLACK SN750 SE, WD_BLACK SN770,
WD_BLACK SN770M, WD_BLACK SN850, WD_BLACK SN850X,
WD_BLACK AN1500, AT EN610, PC SN5000S, and PC SN8000S Series SSDs.

39. Western Digital makes, uses, sells, and/or offers to sell in the United 1 2 States, and/or imports into the United States (or has made, used, sold, offered for sale, and/or imported into the United States) Non-Volatile Memory Express (NVMe) 3 SSDs, which infringe one or more claims of the '740 Patent. Such products include, 4 for example, at least Western Digital's WD Blue SN550, WD Blue SN570, WD Blue 5 SN580, PC SA510, PC SA530, PC SN540, PC SN730, PC SN740, PC SN810, CL 6 SN520, WD BLACK SN750, WD BLACK SN750 SE, WD BLACK SN770, 7 WD BLACK SN770M, WD BLACK SN850, WD BLACK SN850X, 8 WD BLACK SN850P, WD BLACK AN1500, PC SN5000S, PC SN8000S, WD 9 Green SN350, Ultrastar DC SN655, Ultrastar DC SN650, Ultrastar DC SN840, 10 Ultrastar DC SN861, Ultrastar DC SA210, SanDisk Extreme M.2 NVMe, SanDisk 11 12 Ultra 3D, WD Blue 3D NAND SATA, WD Red SN700, WD Red SA500, WD Blue SATA SSD M.2 2280, WD Red SA500 NAS SATA, WD Blue SN5000, IX SN530, 13 iNAND EU312, iNAND EU552, iNAND IX EM132, iNAND IX EM122, iNAND 14 IX EM141, AT EN610, and WD Gold Enterprise Class Series SSDs. 15

40. Western Digital makes, uses, sells, and/or offers to sell in the United
States, and/or imports into the United States (or has made, used, sold, offered for
sale, and/or imported into the United States) storage platform systems which infringe
one or more claims of the '205 Patent. Such storage platform systems include, for
example, at least Western Digital's OpenFlex Data24 Series NVMe-oF storage
platforms.

41. Western Digital makes, uses, sells, and/or offers to sell in the United
Sates, and/or imports into the United States (or has made, used, sold, offered for sale,
and/or imported in the United States) SSDs with hardware encryption or selfencrypting drives, which infringe one or more claims of the '389 Patent. Such SSDs
include, for example, at least Western Digital's Ultrastar DC SA210, SN540, SN640,
SN650, SN655, SN840, SN861, SS530, SS540, ZN540 Series SSDs, and
Transporter, the Western Digital CL SN720, AT EN610, PC SN5000S, PC

⁻¹⁴⁻

SN8000S, PC SA530 3D, PC SN730, PC SN740, PC SN810, WD_BLACK SN850X,
 and My Passport SSD (Blue) Series SSDs, and the SanDisk G-DRIVE, G-DRIVE
 ArmorLock, Extreme Portable, and Extreme PRO Portable Series SSDs.

Notice and Marking

5 42. As set forth below, Western Digital has been on constructive and/or
6 actual notice of the Asserted Patents.

7 43. BiTMICRO has complied with 35 U.S.C. § 287 with respect to the
8 Asserted Patents.

44. The previous owner of the Asserted Patents, BNI, also complied with 35 9 U.S.C. § 287, and thereby provided notice to the public, including but not limited to 10 Western Digital, of the Asserted Patents. Specifically, to the extent BNI made, 11 offered for sale, sold, or imported into the United States products covered by the 12 Asserted Patents, BNI marked substantially all of such products with those patent 13 numbers and provided an internet address at which BNI posted information 14 associating the patented products with their corresponding patent numbers in 15 compliance with 35 U.S.C. § 287.

45. For example, BNI's Ace Drive II products, which BNI contended were
covered by the '190 Patent, were sold by BNI with a label affixed on the products
listing the '190 Patent, as well as an internet address at which BNI posted a listing of
additional patents it contended were practiced by that product, as shown below:

28

Ace Drive

AT2P8HM

AT2P8H1000I1MP

ENAT2P000002

FC CE ROHS

12V ----

P08170 Date Code I-Series

1TB NVMe SSD

Warning: Product warranty void if any labels

or covers are removed. Patents: 9,135,190 - 6,529,416 - 6,495,939 - TW555075 - 2,388 496

Other patents pending For more information on BiTMICRO patents visit

ш

-and-development

BITMICRO

7

8

9

10

11

12

13

14

15

16

26

27

28

1

46. BNI's other products similarly included product labels identifying specific patents by number and/or an internet address at which BNI posted a listing of the patents it contended were associated with each product, including but not limited to the '190 and '740 Patents.

47. BNI's product documentation, which was provided to customers and
available to the general public, also identified by number specific patents that BNI
contended were practiced by the products and included an internet address at which
BNI posted a listing of other patents it contended were associated with the products,
pursuant to 35 U.S.C. § 287.

48. On information and belief, BNI has never made, offered for sale, sold, or
imported into the United States any products that are covered by the '205 or '389
Patents. Thus, there were no BNI products that required marking of those patent
numbers under 35 U.S.C. § 287.

49. BiTMICRO has not made, offered for sale, sold, or imported into the
 United States any products that are covered by any of the Asserted Patents. Thus,
 there are no BiTMICRO products that would require marking under 35 U.S.C. § 287.

50. The Asserted Patents have been widely cited by the industry and by the 4 USPTO during the prosecution of other patents. For example, and as further 5 described below, the '190 Patent has been cited in patents and/or applications by 6 Western Digital, SanDisk, Micron, Huawei, Microsoft, and other well-known 7 industry participants. The '740 Patent has been cited in patents and/or patent 8 applications by Seagate and other well-known industry participants. And the '389 9 Patent has been cited in patents and/or applications by Intel, IBM, Samsung 10 Electronics, STMicroelectronics, and other well-known industry participants. 11

12 51. Indeed, the Asserted Patents have been used by the USPTO as a basis to
13 reject patent applications filed by well-known industry participants under 35 U.S.C.
14 § 102 and/or § 103. For example, the '190 Patent has served as the basis for
15 § 102/103 rejections at least three times, including against SanDisk. The '740 Patent
16 has served as the basis for § 102/103 rejections at least four times, including against
17 Seagate and Samsung.

18 52. In addition, as set forth in greater detail below, Western Digital has had
actual notice of the '190 Patent since at least 2016 by virtue of Western Digital's
prosecution of its own patent relating to SSD memory controllers. Western Digital
has also had actual notice of the '190 Patent since at least 2018 by virtue of being
served a subpoena in connection with a proceeding before the International Trade
Commission, *In the Matter of Certain Solid State Storage Drives, Stacked Electronics Components, and Products Containing Same*, Inv. No. 337-TA-1097.

53. Finally, BNI approached Western Digital and/or SanDisk in or around
26 2016 with respect to its patents, which at that time included the '190, '740, and '389
27 Patents. Western Digital has had actual notice of the '190, '740, and '389 Patents
28 since that date and has been at least willfully blind of its infringement thereof.

FIRST COUNT

1 2 3

4

(INFRINGEMENT OF U.S. PATENT NO. 9,135,190)

54. BiTMICRO incorporates by reference the allegations set forth in paragraphs 1-53 as though fully set forth herein.

55. On information and belief, Western Digital has directly infringed and 5 continues to directly infringe one or more claims of the '190 Patent, including at least 6 claim 59 of the '190 Patent, in the state of California, in this judicial district, and 7 elsewhere in the United States by, among other things, making, using, selling, 8 offering for sale, and/or importing into the United States products that embody one or 9 more of the inventions claimed in the '190 Patent, including but not limited to the 10 above-identified SSDs with SLC caching, and all reasonably similar products ("the 11 '190 Accused Products"), in violation of 35 U.S.C. § 271(a). 12

56. As an example, the Western Digital IX SN530 Industrial-Grade Series 13 SSDs include "a memory controller." Specifically, the Western Digital IX SN530 14 Industrial-Grade Series SSDs includes a memory controller for handling read and 15 write operations on the NAND memory cells on the drive. See Western Digital 16 Product Brief, "Western Digital IX SN530 NVMe Industrial-Grade SSD", ¹ at 1 ("A 17 fully vertically integrated solid state drive, the IX SN530 is built with Western 18 Digital's 96-layer 3D NAND technology, in-house controller and firmware 19 development, internal validation and qualification, and extensive testing; making it 20 idea for handling a wide variety of industrial and automotive use cases."). 21

57. The Western Digital IX SN530 Industrial-Grade Series SSDs include
"an interface controller coupled to a memory device interface and an input/output
(IO) device interface." For example, the Western Digital IX SN530 Industrial-Grade

 ¹ Available at https://documents.westerndigital.com/content/dam/doc ¹ Available at https://documents.westerndigital.com/content/dam/doc ¹ Ibrary/en_us/assets/ public/western-digital/product/embedded-flash/commercial-cl ¹ Nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf.

C	Case 8:24-cv-01903-DFM Document 1 Filed 09/03/24 Page 19 of 51 Page ID #:19					
1	Series SSDs include a Western Digital NVMe 1.4 compliant controller chip that					
2	serves as an interface controller:					
3	Specifications					
4	Generic Specifications Interface ¹ PCIe Gen3 x4 NVMe v1.4 Form factors M.2 2280-53-M / M.2 2230-53-M					
5	3D NAND flash SLC 96-layer TLC 96-layer Capacity ² 85GB 170GB 340GB 256GB 512GB 1TB 2TB					
6	Western Digital Product Brief, "Western Digital IX SN530 NVMe Industrial-Grade					
7	SSD" ² at 2. Western Digital IX SN530 Industrial-Grade Series SSDs include a					
8	Western Digital controller and proprietary firmware. See Tom's Hardware, "Western					
9	Digital Gets Into Industrial-Grade M.2 SSDs With the IX SN530," ³ ("The Western					
10	Digital IX SN530 is based on the company's own controller and firmware, as well as					
11	96-layer TLC NAND memory that can work in TLC or SLC mode.").					
12	58. The Western Digital controller chip is connected to at least one memory					
13	bus, which serves as a memory device interface. The controller chip is also					
14	connected to a PCIe interface, which serves as an input/output interface with a					
15	computing device:					
16	Specifications					
17	Generic Specifications Interface' PCIe Gen3 x4 NVMe v1.4 Form factors M.2 2280-\$3-M M.2 2280-\$3-M					
18	3D NAND flash SLC 96-layer TLC 96-layer Capacity ² 85GB 170GB 340GB 256GB 512GB 1TB 2TB					
19	We stown Disited Durief WWe stown Disited IV CN520 NWMe Indextail Carde					
20	Western Digital Product Brief, "Western Digital IX SN530 NVMe Industrial-Grade					
21	SSD" ⁴ at 2.					
22						
23	² Available at https://documents.westerndigital.com/content/dam/doc-					
24	library/en_us/assets/public/western-digital/product/embedded-flash/commercial-cl- nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf.					
25	³ Available at https://www.tomshardware.com/news/western-digital-gets-into-					
26	industrial-grade-m2-ssds-with-the-ix-sn530.					
27	⁴ Available at https://documents.westerndigital.com/content/dam/doc- library/en_us/assets/public/western-digital/product/embedded-flash/commercial-cl- nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf.					
28	nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf.					
	-19-					

59. The Western Digital IX SN530 Series SSDs include "a memory store."
 For example, the IX SN530 Series SSDs include 96-layer 3D TLC NAND memory,
 which constitutes a memory store. As advertised by Western Digital, "[a] fully
 vertically integrated solid state drive, the IX SN530 is built with Western Digital's
 96-layer 3D NAND technology, in-house controller and firmware development. . ."
 Id. at 1.

60. In the Western Digital IX SN530 Series SSDs, "the memory device
interface is directly coupled to the memory store." For example, the memory bus
connected to the controller chip is directly coupled to the TLC NAND memory store,
thereby enabling the controller to handle read and write operations to the memory
store.

In the Western Digital IX SN530 Series SSDs, "said interface controller 61. 12 [is] disposed to perform a memory transaction by addressing a first memory location 13 in the memory store." For example, in the Western Digital IX SN530 Series SSDs, a 14 portion of the TLC NAND memory store is reserved to act as an SLC cache. Data 15 can be written to the SLC cache at a faster rate than to other portions of the TLC 16 NAND memory store. Id. at 2, ("Advanced Features: Functional: nCache 3.0 SLC 17 tiered caching technology."); see also Western Digital Product Manual, "PC SN730 18 NVMe SSD for Generic OEM,"⁵ at 11 ("The nCache 3.0 is a pool of X1 (SLC) 19 blocks for sequential and random host operations. These X1 blocks are used as write 20 cache to accumulate and consolidate all writes at high speed. The PC SN730 NVMe 21 22 SSD utilize the nCache 3.0 tiered caching which further improves performance and power efficiently by introducing several enhancements as: Direct TLC (write) Access 23 - improves sustain-write-access power efficiency and write throughput. Enhanced 24 Evaluation Policy – improves the write-burst access speed. As mentioned above, the 25 nCache 3.0 works in the background the flush them into the larger X3 (TLC) storage 26

⁵ Available at https://downloads.sandisk.com/downloads/um/pcsn730-pm.pdf.

blocks and uses optimized write transaction sizes to maximize endurance. Once the
 SLC blocks are full the Drive will continue to program the TLC blocks directly, and
 will re-locate the data from the SLC to TLC on Idle times."). For write operations to
 the SLC cache, the controller chip performs a memory transaction by addressing a
 first memory location within the SLC cache.

6 62. In the Western Digital IX SN530 Series SSDs, "said first memory
7 location and a second memory location [are] respectively associated with a first
8 device profile and a second device profile." For example, a second memory location
9 within the TLC NAND memory store is a TLC cell that is not a part of the SLC
10 cache. The first memory location and second memory location are associated with a
11 first device profile and a second device profile, respectively, that define how data is
12 to be stored in those locations.

In the Western Digital IX SN530 Series SSDs, "said first device profile 63. 13 is optimal for a data type subject to the memory transaction, wherein said data type 14 comprises one of a random data type or a sequential data type." See Western Digital 15 Product Brief, "Western Digital IX SN530 NVMe Industrial-Grade SSD"⁶ at 1-2 16 17 ("Further, by offering SLC configurations, the IX SN530 supports write-intensive applications, such as data recorder and data set management, saving the need to use 18 multiple high-capacity TLC devices by delivering 9 times the TLC endurance and up 19 to 5 times the TLC sustained write performance."); Western Digital Product Page, 20 "Industrial NVMe SSD,"⁷ ("Sequential Read speeds up to 2,400 MB/s and Write 21 22 Speeds up to 1,950 MB/s.").

23

 ⁶ Available at https://documents.westerndigital.com/content/dam/doclibrary/en_us/assets/public/western-digital/product/embedded-flash/commercial-clnvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf.

 ²⁷ Available at https://www.westerndigital.com/products/internal-drives/ix-sn530nvme-ssd?sku=SDBPNPZ-256G-XI.

In the Western Digital IX SN530 Series SSDs, "said interface controller
 identifies command details for causing the memory transaction to be performed,
 wherein said command details comprising the first memory device." For example,
 for memory transactions with the first memory device such as writing data to the SLC
 cache, the controller chip identifies command details for causing the memory
 transaction to be performed in the first memory device.

In the Western Digital IX SN530 Series SSDs, "said device profile 7 65. represent[s] a first set of attributes of said first memory location, and said second 8 device profile represent[s] a second set of attributes of said second memory location, 9 and a difference exists between said first and second device profiles." For example, 10 the first device profile (e.g., the profile for the SLC cache) represents a first set of 11 12 attributes (e.g., data size, memory protocol, device type) associated with the first memory location (e.g., a location within the SLC cache). The second device profile 13 (*e.g.*, the profile for the non-cache portion of the TLC NAND memory store) 14 represents a second set of attributes (*e.g.*, data size, memory protocol, device type) 15 associated with the second memory location (e.g., a location within the non-cache 16 portion of the TLC NAND memory store). The first and second device profiles are 17 different because the SLC cache has attributes associated with a write protocol of one 18 bit per cell, whereas the non-cache portion of the TLC NAND memory store has 19 attributes associated with a write protocol of three bits per cell. 20

66. In the Western Digital IX SN530 Series SSDs, "said interface controller
obtain[s] the first set of attributes after identifying the command details; and said
addressing of said first memory location includes using said attributes from said first
device profile." For example, after identifying command details specifying that data
is to be written to the SLC cache, the controller chip obtains the first set of attributes
(*e.g.*, data size, memory protocol, device type) associated with the memory location
in the SLC cache.

In the Western Digital IX SN530 Series SSDs, "said addressing of said 67. 1 first memory location includes selecting a transfer size for the memory transaction, 2 wherein the transfer size is a function of a data size of the memory transaction and 3 the first set of attributes." See Western Digital Product Manual, "PC SN730 NVMe 4 SSD for Generic OEM,"⁸ at 11 ("The nCache 3.0 is a pool of X1 (SLC) blocks for 5 sequential and random host operations. These X1 blocks are used as write cache to 6 accumulate and consolidate all writes at high speed. The PC SN730 NVMe SSD 7 utilize the nCache 3.0 tiered caching which further improves performance and power 8 efficiently by introducing several enhancements as: Direct TLC (write) Access -9 improves sustain-write-access power efficiency and write throughput. Enhanced 10 Evaluation Policy – improves the write-burst access speed. As mentioned above, the 11 nCache 3.0 works in the background the flush them into the larger X3 (TLC) storage 12 blocks and uses optimized write transaction sizes to maximize endurance. Once the 13 SLC blocks are full the Drive will continue to program the TLC blocks directly, and 14 will re-locate the data from the SLC to TLC on Idle times."). Thus, for example, 15 after receiving a write transaction command, the controller chip obtains the attributes 16 of the SLC cache profile and determines whether there is sufficient capacity within 17 the SLC cache to write the data to the cache. The controller will select a transfer size 18 to the SLC cache based on an analysis of the size of the data to be written, the 19 remaining memory capacity within the SLC cache, and the attributes of the SLC 20 cache profile. 21

68. All of the '190 Accused Products infringe the '190 Patent, including at
least claim 59, in the same or similar manner as the IX SN530 Series SSDs.

69. By making, using, offering for sale, and/or selling products in the United
States and/or importing products into the United States, including but not limited to
the '190 Accused Products, Western Digital has injured BiTMICRO and is liable to

⁸ Available at https://downloads.sandisk.com/downloads/um/pcsn730-pm.pdf.

BiTMICRO for directly infringing one or more claims of the '190 Patent, including
 without limitation claim 59 pursuant to 35 U.S.C. § 271(a).

On information and belief, Western Digital has had knowledge of the 70. 3 '190 Patent since at least 2016 by virtue of its prosecution of its own patent relating 4 to SSD memory controllers. On or about April 16, 2014, SanDisk Technologies Inc. 5 ("SanDisk") filed U.S. patent application No. 14/254,354, which eventually issued as 6 U.S. Patent No. 9,977,628 ("the '628 Patent") on May 22, 2018. The '628 Patent is 7 entitled "Storage Module and Method for Configuring the Storage Module with 8 Memory Operation Parameters" and relates to methods of controlling memory 9 operations in a storage module through a memory controller. 10

11

12

13

71. The '628 Patent has a direct relationship to the accused functionality in the '190 Accused Products. For example, the '628 Patent specifically discusses how the purported inventions in the patent can be applied to SLC cache functionality:

As yet another example, a user can trade off between the capacity of a storage module for performance or data retention. For example, using a memory as a single level cell (SLC) memory instead of a multi-level cell (MLC) memory can provide faster write performance (e,g., from 5 MB/sec to 20 MB/sec), but can reduce the storage capacity of the memory (e.g., from 16 GB to 8 GB). Using the memory as an SLC memory also provides better data retention /endurance (longer data life).

20 '628 Patent, at 4:57-65.

There are many alternatives that can be used with these embodiments. 21 . . . For example, a memory cell may be designed as a "flex cell," in 22 which the cell can either be used as a single-level cell (SLC) or a multilevel cell (MLC), as determined by the storage controller 110. So, to 23 make a tradeoff between performance and endurance, the storage 24 controller 110 can confiture the cells to SLC cells (because it is faster 25 to write to SLC cells than MLC cells), and then, at a later time (e.g., as a background operation), move the data from the SLC cells to the MLC 26 cells (which reduces the endurance of the storage module 100 since another program/erase cycle is used for that transfer). 27

28 *Id.* at 7:46-65.

72. During the prosecution of the '628 Patent, SanDisk was acquired by
 Western Digital. Specifically, on or about October 21, 2015, Western Digital
 announced that it was acquiring SanDisk. Western Digital announced that the
 acquisition was completed on or about May 12, 2016.

73. During the prosecution of the '628 Patent, the patent examiner
repeatedly cited to the '190 Patent as the basis for obviousness rejections of claims
pending in the application for the '628 Patent. Specifically, the examiner cited to the
'190 Patent as the basis for obviousness rejections of various pending claims in
Office Actions sent to SanDisk/Western Digital on April 6, 2016, November 30,
2016, and June 14, 2017. SanDisk/Western Digital amended the claims in the '354
application to overcome these rejections.

12 74. In addition, as set forth above, Western Digital also had knowledge of
13 the '190 Patent in or around 2016 by virtue of BNI approaching Western Digital
14 and/or SanDisk at that time with respect to its patents.

In addition, Western Digital also had knowledge of the '190 Patent since 75. 15 at least May 18, 2018, when BiTMICRO served a subpoena on Western Digital in 16 connection with a proceeding before the International Trade Commission, In the 17 Matter of Certain Solid State Storage Drives, Stacked Electronics Components, and 18 Products Containing Same, Inv. No. 337-TA-1097 ("the ITC Action"). In the ITC 19 Action, BiTMICRO alleged that various solid state computer drives ("SSDs") and 20 electronic devices that incorporate stacked electronics components sold by Samsung 21 22 Electronics, SK Hynix, and other electronic device manufacturers infringed four BiTMICRO patents, including the '190 Patent. 23

76. On information and belief, through its activities in the prosecution of the
'628 Patent as well as its participation in the ITC Action as described above, Western
Digital had knowledge of the '190 Patent and its relevance to the '190 Accused
Products. Despite this knowledge, Western Digital has continued to directly infringe

one or more claims of the '190 Patent as described above. Thus, on information and
 belief, Western Digital's infringement of the '190 Patent has been willful.

77. For the foregoing reasons, Western Digital's infringement of the '190
Patent has been and continues to be deliberate and willful, and this is therefore an
exceptional case warranting an award of enhanced damages and attorneys' fees and
costs pursuant to 35 U.S.C. §§ 284-285.

7
78. On information and belief, Western Digital will continue to infringe the
8
190 Patent unless enjoined by this Court.

9 79. As a result of Western Digital's infringement of the '190 Patent,
10 BiTMICRO has suffered monetary damages, and seeks recovery, in an amount to be
11 proven at trial, adequate to compensate for Western Digital's infringement, but in no
12 event less than a reasonable royalty with interest and costs.

80. Western Digital's infringement of BiTMICRO's rights under the '190
Patent will continue to damage BiTMICRO, causing irreparable harm for which there
is no adequate remedy at law, unless enjoined by this Court.

SECOND COUNT

(INFRINGEMENT OF U.S. PATENT NO. 8,010,740)

18 81. BiTMICRO incorporates by reference the allegations set forth in19 paragraphs 1-79 as though fully set forth herein.

20 82. On information and belief, Western Digital has directly infringed and continues to directly infringe one or more claims of the '740 Patent, including at least 21 22 claim 1 of the '740 Patent, in the state of California, in this judicial district, and elsewhere in the United States by, among other things, making, using, selling, 23 offering for sale, and/or importing into the United States products that embody one or 24 more of the inventions claimed in the '740 Patent, including but not limited to the 25 above-identified NVMe SSDs and all reasonably similar products ("the '740 Accused 26 Products"), in violation of 35 U.S.C. § 271(a). 27

28

16

As an example, Western Digital's UltraStar DC SN640 Series SSDs 83. 1 2 include "a mapping table for optimizing memory operations performed by an electronic storage device in response to receiving an I/O transaction request initiated 3 by a host." Specifically, the SSDs include a mapping table located in DRAM or 4 other memory to map logical block addresses (LBAs) to physical block addresses 5 (PBAs) on the memory devices within the SSD. See Western Digital White Paper, 6 "Flash 101 and Flash Management,"⁹ at 6 ("To understand Wear Leveling, one needs 7 to understand the different addressing schemes in a system. The operating system 8 (OS) uses Logical Block Addressing (LBA) to read and write to the device, the flash 9 controller uses physical addresses on the flash to read and write data . . . [t]he 10 managed NAND controller has the ability to map an LBA address to different 11 physical locations on the flash. The controller uses a mapping table to keep track of 12 the relationship between the logical block and the physical address."). 13


Information in the mapping table is used by a controller in the UltraStar 14 84. DC SN640 Series SSDs to optimize memory operations, by for example allowing the 15 controller to perform interleaving to optimally distribute data across multiple non-16 volatile memory channels, lanes, buses, devices, dies, planes, etc., thereby improving 17 the speed and efficiency of storing and accessing the data. See, e.g., Western Digital 18 Data Sheet "UltraStar DC SN640"¹⁰ at 1 ("The DC SN640 include Western Digital's 19 96-layer BiCS4 3D TLC NAND and Western Digital's NVMe 1.3c controller . . ."); 20 id. at 2 (Interface ... PCIe Gen 3.1 x4 (Compliant to NVMe 1.3c"); Tom's Hardware 21 Blog, "WD My Passport SSD Review: Sleek, Slim, and Secure Storage,"¹¹ ("WD's 22

 ⁹ Available at https://documents.westerndigital.com/content/dam/doc ⁹ Ibrary/en_us/assets/public/western-digital/collateral/white-paper/white-paper ¹⁰ and a set of the set o

 ¹⁰ Available at <u>https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn640.pdf.
</u>

 <sup>27
 &</sup>lt;sup>11</sup> Available at https://www.tomshardware.com/reviews/wd-my-passport-ssd-review.
 28

Blue SN550E is a DRAM-less M.2 2280 PCIe 3.0 x4 NVMe SSD that leverages a 1 quad-channel controller and WD's 512 Gb 96-layer TLC flash. Sixteen flash dies are 2 stuffed within our 1TB sample, each featuring a dual-plane design that doubles 3 interleaving performance compared to a single-plane flash."); Western Digital Blog, 4 "What is NVMe[™] and why is it important? A Technical Guide,"¹² ("NVMe is a 5 high-performance, NUMA (Non Uniform Memory Access) optimized, and highly 6 scalable storage protocol, that connects the host to the memory subsystem. The 7 protocol is relatively new, feature-rich, and designed from the group up for non-8 volatile memory media (NAND and Persistent Memory) directly connected to CPU 9 via PCIe interface See diagram #1). The protocol is built on high speed PCIe 10 lanes.")). 11



85. The mapping table of the UltraStar DC SN640 Series SSDs also includes
"a set of logical fields, including a first logical field and a second logical field, and
said logical fields respectively disposed for representing a plurality of LBA sets,
including said first logical field disposed for representing a first LBA set and said
second logical field disposed for representing a second LBA set, said first and second
LBA sets each representing a set of consecutive LBAs." For example, the mapping
table includes a set of logical fields that represent sets of consecutive LBAs. *See*,

26 27

25

12

13

14

15

16

17

Id.

²⁷ Available at https://blog.westerndigital.com/nvme-important-data-driven-28

e.g., Western Digital White Paper, "Flash 101 and Flash Management,"¹³ at 6 ("Flash 1 2 Management mission is to create a Logical to Physical layer that is transparent to the host and provide logical read and write services . . . [t]he managed NAND Controller 3 has the ability to map an LBA address to different physical locations on the flash. 4 The controller uses a mapping table to keep track of the relationship between the 5 logical block and the physical address."); Western Digital's U.S. Pat. No. 10,565,123, 6 "Hybrid logical to physical address translation for non-volatile storage devices with 7 integrated compute module," at 3:62-4:2 ("In many systems the non-volatile storage 8 is addressed internally to the memory system using physical addresses associated 9 with one or more memory die. However, the host system will use logical addresses 10 to address the various memory locations. This enables the host to assign data using 11 12 consecutive logical addresses, while the memory system is free to store the data as it wishes among the locations of the one or more memory die.")). 13

86. The mapping table of the UltraStar DC SN640 Series SSDs also includes 14 "a set of PBA fields, including a first PBA field and a second PBA field, said set of 15 PBA fields respectively disposed for representing a set of PBAs, including a first 16 PBA disposed for representing a first set of access parameters and a second PBA 17 disposed for representing a second set of access parameters, said PBAs each 18 19 associated with a physical memory location in a memory store, said set of logical fields and said set of PBA fields disposed to associate said first and second LBA sets 20 with said first and second PBAs." For example, the first and second PBAs can be 21 associated with different non-volatile memory channels, lanes, buses, devices, dies, 22 planes, etc. within the SSD. See, e.g., Western Digital White Paper, "Flash 101 and 23

Available at https://documents.westerndigital.com/content/dam/doclibrary/en_us/assets/public/western-digital/collateral/white-paper/white-papersandisk-flash101-management.pdf.

Flash Management,"¹⁴ at 6 ("Flash Management mission is to create a Logical to 1 2 Physical layer that is transparent to the host and provide logical read and write services . . . [t]he managed NAND Controller has the ability to map an LBA address 3 to different physical locations on the flash. The controller uses a mapping table to 4 keep track of the relationship between the logical block and the physical address."); 5 See, e.g., Western Digital Data Sheet "UltraStar DC SN640"¹⁵ ("The DC SN640 6 include Western Digital's 96-layer BiCS4 3D TLC NAND and Western Digital's 7 NVMe 1.3c controller . . . "); Western Digital's U.S. Pat. No. 10,565,123, "Hybrid 8 logical to physical address translation for non-volatile storage devices with integrated 9 compute module," at 3:62-4:2 ("In many systems the non-volatile storage is 10 addressed internally to the memory system using physical addresses associated with 11 12 one or more memory die. However, the host system will use logical addresses to address the various memory locations. This enables the host to assign data using 13 consecutive logical addresses, while the memory system is free to store the data as it 14 wishes among the locations of the one or more memory die."). 15

87. The first and second PBA fields represent these first and second PBAs, 16 respectively, in the mapping table. Each of the PBAs has a set of access parameters 17 defined in the mapping table, such as identifying information that allows the PBA to 18 be associated with one or more LBAs, and the first and second LBA sets are 19 associated with the first and second PBAs, respectively. See Western Digital White 20 Paper, "Flash 101 and Flash Management,"¹⁶ at 6 ("Flash Management mission is to 21

- 22 ¹⁴ Available at https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/white-paper-23 sandisk-flash101-management.pdf.

24

¹⁶ Available at https://documents.westerndigital.com/content/dam/doclibrary/en_us/assets/public/western-digital/collateral/white-paper-27 sandisk-flash101-management.pdf. 28

¹⁵ Available at https://www.westerndigital.com/en-kw/tools/documentRequestHandler?docPath=/content/dam/doc-library/en_us/assets/public/western-digital/product/data-center-drives/ultrastar-25 nvme-series/data-sheet-ultrastar-dc-sn640.pdf. 26

create a Logical to Physical layer that is transparent to the host and provide logical
 read and write services . . . [t]he managed NAND Controller has the ability to map an
 LBA address to different physical locations on the flash. The controller uses a
 mapping table to keep track of the relationship between the logical block and the
 physical address."); Western Digital User Manual, "Western Digital SSD
 Dashboard,"¹⁷ at 14 ("Secure Erase deletes the mapping table on the selected SSD,
 but it does not erase all blocks that have been written to.").

88. Also, the mapping table of the UltraStar DC SN640 Series SSDs, "in 8 response to receiving the I/O transaction request, [] causes the electronic storage 9 device to perform optimized memory operations on memory locations respectively 10 associated with said first PBA and said second PBA, if the I/O transaction request is 11 associated with said first and second LBA sets." For example, the interleaving 12 function in the SSDs allows the products to perform optimized memory operations on 13 memory locations associated with the first PBA and second PBA by distributing the 14 reading and writing of data across those memory locations to increase the speed and 15 efficiency of storing and accessing the data. This interleaving requires the use of the 16 LBA-PBA mapping information in the mapping table by the memory controller 17 within the SSD. Western Digital White Paper, "Top Considerations for Enterprise 18 SSDs,"¹⁸ at 7 ("Simulated workloads are characterized by their block sizes, their 19 access patterns, the queue or I/O depth, and the read-to-write ratio. The block size is 20 simply the natural I/O size for the task at hand . . . [t]his access pattern is defined as 21 22 either sequential (contiguous ranges of the SSD are accessed in sequence) of random (the position of each I/O operation is independent of the prior I/Os). The queue 23

 ²⁵ Available at https://wddashboarddownloads.wdc.com/wdDashboard/um/4779 26 705161.pdf

 ¹⁸ Available at https://documents.westerndigital.com/content/dam/doc ¹⁸ Available at https://documents.westerndigital.com/content/dam/doc ¹⁸ Ibrary/en_us/assets/public/western-digital/collateral/white-paper/white-paper-top ²⁸ considerations-for-enterprise-ssds.pdf.

depth, or I/O depth, is an indication of the parallelism of I/O operations, reflecting 1 how many are in flight at any given time"; see also Western Digital Blog "NVM 2 Queues Explained"¹⁹ ("NVM Express (NVMe) is the first storage protocol designed 3 to take advantage of modern high-performance storage media. The protocol offers 4 parallel and scalable interface designed to reduce latencies and increase IOPS and 5 bandwidth thanks to its ability to support more than 64K queues and 64K 6 commands/queue . . . [w]ith PCIe and solid state media-NAND, SSDs created 7 parallel data paths to underlying storage bits . . . "); Tom's Hardware Blog, "WD My 8 Passport SSD Review: Sleek, Slim, and Secure Storage,"²⁰ ("WD's Blue SN550E is a 9 DRAM-less M.2 2280 PCIe 3.0 x4 NVMe SSD that leverages a quad-channel 10 controller and WD's 512 Gb 96-layer TLC flash. Sixteen flash dies are stuffed 11 within our 1TB sample, each featuring a dual-plane design that doubles interleaving 12 performance compared to a single-plane flash."). 13

14 89. All of the '740 Accused Products infringe the '740 Patent, including at
15 least claim 1, in the same or similar manner as the UltraStar DC SN640 Series SSDs.

90. By making, using, offering for sale, and/or selling products in the United
States and/or importing products into the United States, including but not limited to
the '740 Accused Products, Western Digital has injured BiTMICRO and is liable to
BiTMICRO for directly infringing one or more claims of the '740 Patent, including
without limitation claim 1 pursuant to 35 U.S.C. § 271(a).

91. On information and belief, Western Digital will continue to infringe the
740 Patent unless enjoined by this Court.

92. As a result of Western Digital's infringement of the '740 Patent,
BiTMICRO has suffered monetary damages, and seeks recovery, in an amount to be

26 4 Available at https://blog.westerndigital.com/nvme-queues-explained/.

25

27

28

²⁰ Available at https://www.tomshardware.com/reviews/wd-my-passport-ssd-review.

proven at trial, adequate to compensate for Western Digital's infringement, but in no
 event less than a reasonable royalty with interest and costs.

93. Western Digital's infringement of BiTMICRO's rights under the '740
Patent will continue to damage BiTMICRO, causing irreparable harm for which there
is no adequate remedy at law, unless enjoined by this Court.

THIRD COUNT

(INFRINGEMENT OF U.S. PATENT NO. 9,875,205)

94. BiTMICRO incorporates by reference the allegations set forth in paragraphs 1-92 as though fully set forth herein.

95. Western Digital has directly infringed one or more claims of the '205 Patent, including at least claim 1 of the '205 Patent, in the state of California, in this judicial district, and elsewhere in the United States by, among other things, making, using, selling, offering for sale, and/or importing into the United States products that embody one or more of the inventions claimed in the '205 Patent, including but not limited to the above-identified NVMe-oF storage platforms, and all reasonably similar products ("the '205 Accused Products"), in violation of 35 U.S.C. § 271(a).


96. As an example, the OpenFlex Data24 NVMe-oF storage platform is an "apparatus" as recited in claim 1 of the '205 Patent:



Western Digital Product Brief, "OpenFlex Data24 Series NVMe-oF Storage
 Platform,"²¹ at 1. Each OpenFlex Data24 NVMe-oF storage platform can include up
 to 24 Western Digital UltraStar SSDs:

4	Specifications				
5	Hardware				
6	24 Dual port high-performance SSDs				
7	Wide range of NVMe SSD capacity and endurance options				
8	Ultrastar® DC SN840: 1DWPD: Up to 15360 GB				
9	-Ultrastar DC SN840: 3DWPD: Up to 6400 GB				
	High availability with dual IOM				
10	3 PCIe® x 16 slots/IOM				
11	Western Digital RapidFlex NVMe-oF fabric adapters				
12	—Six 100GbE ports with dual IOM for maximum performance				
	—Four ports for a balance of performance and price				
13	-Two 100GbE ports for direct replacement of SAS external storage				
14	Western Digital RapidFlex C2000 NVMe-oF Fabric Bridge Adapters				
15	OpenFlex inspired composability in a mainstream 2U24				
	28in (711mm) chassis depth - fits most commonly used short depth				
16	racks (800 - 1000mm)				
17					
18	Id. at 2. See also Western Digital User Guide, "OpenFlex Data24 3200," ²² at 3 ("On				
19	the front of the OpenFlex Data24 3200 there are the 24 Small Form Factor (SFF)				
20	drive slots, and the enclosure status LEDs. Each drive is individually				
21	removable/serviceable.").				
22	97. The OpenFlex Data24 NVMe-oF storage platform includes "a				
23	communication bus interface" for facilitating communications to and from each of				
24					
25	²¹ Available at https://documents.westerndigital.com/content/dam/doc- library/en_us/assets/public/western-digital/product/platforms/openflex/product-				
26	brief-data24-3200-nvme-of-storage-platform.pdf.				
	²² Available at https://documents.westerndigital.com/content/dam/doc-				
27	library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide- openflex-data24-3200.pdf.				
28	openner aum2+ 5200.put.				

1 the SSDs within the system. See, e.g., Western Digital User Guide, "OpenFlex
2 Data24 3200,"²³ at 15 (annotated in red):



Western Digital User Guide, "OpenFlex Data24 3200,"²⁴ at 15. See also Western Digital Blog, "NVMe-oF Full Speed Ahead,"²⁵ ("Western Digital launched its next step in NVMe and NVMe-oF with enhanced versions of its OpenFlex Data24 NVMe-oF storage platform, next-generation RapidFlex A2000 and C2000 NVMe-oF fabric bridge devices (FBDs), and the new Ultrastar DC SN655 PCIe Gen 4.0 dual-port NVMe SSDs . . . NVMe-oF takes the performance benefits of NVMe one step further by sharing flash resources among servers for improved performance, availability, and flexibility."); Western Digital Product Brief, "OpenFlex Data24 Series NVMe-oF

- Available at https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf.
- 26 27 24 Available at https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf.
 - ²⁵ Available at https://blog.westerndigital.com/nvme-of-full-speed-ahead/.

Storage Platform,"²⁶ at 1 ("Similar to the original OpenFlex Data24, it provides low latency sharing of NVMe SSDs over a high performance Ethernet fabric to deliver
 similar performance to locally attached SSDs . . . OpenFlex Data24 3200 series uses
 Western Digital's RapidFlex C2000 Fabric Bridge Adapters to provide 2, 4, or 6 ports of 100GbE which can now connect to RDMA and/or TCP configured host ports
 . . . OpenFlex Data24 3200 series offers the flexibility of connecting to either RoCE
 or TCP host ports for optimum usage.")."

Specifications Hardware 24 Dual port high-performance SSDs Wide range of NVMe SSD capacity and endurance options -Ultrastar® DC SN840: 1DWPD: Up to 15360 GB -Ultrastar DC SN840: 3DWPD: Up to 6400 GB High availability with dual IOM 3 PCIe® x 16 slots/IOM Western Digital RapidFlex NVMe-oF fabric adapters -Six 100GbE ports with dual IOM for maximum performance -Four ports for a balance of performance and price -Two 100GbE ports for direct replacement of SAS external storage Western Digital RapidFlex C2000 NVMe-oF Fabric Bridge Adapters OpenFlex inspired composability in a mainstream 2U24 28in (711mm) chassis depth - fits most commonly used short depth racks (800 - 1000mm)

21 || *Id*. at 2.

8

9

10

11

12

13

14

15

16

17

18


19

20

98. The OpenFlex Data24 NVMe-oF storage platform further includes "a
flash memory module coupled to the communication bus interface via a
communication bus." The OpenFlex Data24 Series system includes up to 24 Western
Digital Ultrastar SSDs. *Id.* Any grouping of one or more of the Ultrastar SSDs in the

 ²⁶ Available at https://documents.westerndigital.com/content/dam/doc ²⁷ library/en_us/assets/public/western-digital/product/platforms/openflex/product ²⁸ brief-data24-3200-nvme-of-storage-platform.pdf.

OpenFlex Data24 Series system can constitute a flash memory module. The flash
 memory module is coupled to the communication bus interface in the OpenFlex
 Data24 Series system via a communication bus. *See, e.g.*, Western Digital User
 Guide, "OpenFlex Data24 3200,"²⁷ at 15 (annotated in red):



See also Western Digital Press Release, "Western Digital Delivers New Levels of
Flexibility, Scalability for the Data Center,"²⁸ ("In addition to RDMA over converged
Ethernet (RoCE), the enhanced Data24 now features new TCP connection support.
Available in a 2U 24-bay platform and backed with a 5-year warranty, the Data24
3200 is built to deliver low power, high availability and enterprise-class reliability
with up to 368TB in a single platform of low-latency dual-port PCIe Gen 4.0
SSDs.").

 ²⁵ Available at https://documents.westerndigital.com/content/dam/doc 25 library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide 26

Available at https://www.westerndigital.com/company/newsroom/press-releases/2023/2023-08-08-western-digital-delivers-new-levels-of-flexibility-scalability-for-the-data-center.

99. The OpenFlex Data24 NVMe-oF storage platform further includes "a 1 2 system controller coupled to the communication bus interface via an external communication bus." For example, the OpenFlex Data24 Series system includes a 3 Western Digital RapidFlex NVMe-oF controller and a RapidFlex C2000 Fabric 4 Bridge Adapter. Each of these components, either alone or in combination, constitute 5 a system controller. See Western Digital Product Brief, "OpenFlex Data24 Series 6 NVMe-oF Storage Platform,"²⁹ at 1 ("Unsurpassed connectivity in its class using 7 Western Digital RapidFlex NVMe-oF controllers, allows up to six hosts to be 8 attached without a switch, like a traditional JBOF."); see also Western Digital White 9 Paper, "Western Digital OpenFlex Data24 – Shared High-Performance NVMe 10 Storage,"³⁰ at 4 ("Western Digital's OpenFlex Data24 NVMe-oF storage platform 11 provides the high-performance of server resident NVMe flash storage, along with the 12 benefits of external, shared storage. The Data24 system provides low-latency sharing 13 of NVMe SSDs over a high-performance Ethernet fabric to deliver similar 14 performance to locally attached NVMe SSDs. Utilizing Western Digital Fabric 15 adapters, the Data24 allows up to six hosts to be attached without a switch or up to 48 16 hosts when sharing storage through one or more switches.")). The system controller 17 is included as part of the IO Module (IOM): 18

19

20

21


22

23

 ²⁹ Available at https://documents.westerndigital.com/content/dam/doc library/en_us/assets/public/western-digital/product/platforms/openflex/product brief-data24-3200-nvme-of-storage-platform.pdf.

 ³⁰ Available at https://documents.westerndigital.com/content/dam/doc ³⁰ Available at https://documents.westerndigital.com/content/dam/doc ³⁰ Iibrary/en_us/assets/public/western-digital/collateral/white-paper/white-paper ³⁰ Available at https://documents.westerndigital.com/content/dam/doc ³⁰ Available at https://documents.western-digital/collateral/white-paper/white-paper ³⁰ Available at https://documents.western-digital-openflex-data24.pdf.

C	Case 8:24-cv-01903-DFM Document 1 Filed 09/03/24 Page 39 of 51 Page ID #:39
1	4.2.4.8 Controllers
2	Controllers (2)
3	Part DN\$ Server DN\$ Search Device Actions Name Identifier Number Host Name Addresses Domains Health Details
4	Browser Current Viewpoint I 1EA2302-001- USCOS02622QQ0000 geenfex-data24-3200- uscos02620qa0002-ioma III CHCP III III CHCP IIII IIII CHCP IIIIIIIIIIIIIIIIIIIIIIIIIIIIII
5	EE Browse to this Controller O 2 1EA2302-001- USALP03020QG000F opennex-cata24-3200- Image: Chical opennex-cata24-3200- Viewpoint MODULE B 01 uscos02620qa0002-iomb Image: Chical opennex-cata24-3200-
6	The storage device's Controllers section provides access to the IOMs that are connected to the device, and provides options for rebooting and configuring the DNS settings of the controllers.
7	
8	Western Digital User Guide, "OpenFlex Data24 3200," ³¹ at 119. See also id. at 27:
9	2.2 IO Module (IOM) w/ Single AIC The IOM contains one RapidFlex® C2000
10	Fabric Bridge Adapter that provides system data connectivity through one QSFP28 cable per IOM,
11	and supports cable lengths up to 5m. Out-of-Band Management (OOBM) features are accessed via an RJ45 port that supports a 10/100/1000 Mbps
12	Ethernet connection. The IOM status LEDs report Fault and Power. The IOM is hot swappable and
13	easily removable by removing cables/connectors, loosening the single thumbscrew and pulling on the handle.
14	Warning: It is important to remove
15	the QSFP28 connector and cables before unscrewing and lowering the handle. Lowering the handle while the
16	cables are still installed can damage the internal components and the connector
17	itself.
18	The system controller is also coupled to the communication bus interface via an
19	external communication bus. See, e.g., Western Digital User Guide, "OpenFlex
20	Data24 3200," ³² at 15 (annotated in red):
21	
22	
23	
24	
25	³¹ Available at https://documents.westerndigital.com/content/dam/doc- library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide-
26	openflex-data24-3200.pdf.
27	³² Available at https://documents.westerndigital.com/content/dam/doc- library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide-
28	openflex-data24-3200.pdf.
	-39-



100. The OpenFlex Data24 NVMe-oF storage platform further provides 11 functionality "wherein the system controller performs a memory transaction via the 12 communication bus interface to the flash memory module." The OpenFlex Data24 13 Series system includes a system controller which performs a memory transaction via 14 the communication bus interface to the flash memory module. See id. at 2 15 ("OpenFlex Data24 utilizes two IOMs to provide data connectivity using QSFP28 16 connections through Western Digital's RapidFlex add-in cards. OpenFlex is Western 17 Digital's architecture that supports Open Composable Infrastructure (OCI). The 18 19 OpenFlex Data24 3200 is a Just-a-Bunch-Of-Flash (JBOF) platform that leverages this OCI approach in the form of disaggregated data storage using NVMe-over-20 Fabrics (NVMe-oF). NVMe-oF is a networked storage protocol that allows storage 21 22 to be disaggregated from compute to make that storage widely available to multiple applications and hosts . . . OpenFlex does not rule out multiple fabrics, but whenever 23 possible, Ethernet will be used as a unifying connection for both flash and disk 24 because of its broad applicability and availability."); see also Western Digital 25 Solution Brief, "Three Ways to Add Western Digital OpenFlex Data24 Storage to 26

27 28

1

2

3

4

5

6

7

8

9

OpenStack,"³³ ("They provide 24 slots for NVMe drives and a maximum capacity of 1 368 TB when using Western Digital Ultrastar DC SN840 15.36 TB devices. Unlike a 2 SAS enclosure, the Data24 platforms use Western Digital RapidFlex fabric bridge 3 adapter. These controllers allow full access to all 24 NVMe drives over up to six 4 ports of 100 Gb Ethernet . . . [t]he OpenFlex Data24 design exposes the full 5 performance of the NVMe SSDs to the network. With 24 Western Digital Ultrastar 6 DC SN840 3.2 TB devices, the enclosure can achieve up to 71 GB/s of 128K 7 bandwidth and over 16.7 MIOPS at a 4K block size."). 8

9 101. All of the '205 Accused Products infringe the '205 Patent, including at least claim 1, in the same or similar manner as the OpenFlex Data24 NVMe-oF 10 storage platform. 11

102. By making, using, offering for sale, and/or selling products in the United 12 States and/or importing products into the United States, including but not limited to 13 the '205 Accused Products, Western Digital has injured BiTMICRO and is liable to 14 BiTMICRO for directly infringing one or more claims of the '205 Patent, including 15 without limitation claim 1 pursuant to 35 U.S.C. § 271(a). 16

On information and belief, Western Digital will continue to infringe the 17 103. ²⁰⁵ Patent unless enjoined by this Court. 18

104. As a result of Western Digital's infringement of the '205 Patent, 19 BiTMICRO has suffered monetary damages, and seeks recovery, in an amount to be 20 proven at trial, adequate to compensate for Western Digital's infringement, but in no 21 22 event less than a reasonable royalty with interest and costs.

- 105. Western Digital's infringement of BiTMICRO's rights under the '205 23 Patent will continue to damage BiTMICRO, causing irreparable harm for which there 24 is no adequate remedy at law, unless enjoined by this Court. 25
- ³³ Available at https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/solution-brief/solution-brief-openflex-data24-three-ways-to-add-storage-to-openstack.pdf. 27
- 28

FOURTH COUNT

1

2

3

4

(INFRINGEMENT OF U.S. PATENT NO. 7,716,389)

106. BiTMICRO incorporates by reference the allegations set forth in paragraphs 1-104 as though fully set forth herein.

107. Western Digital has directly infringed one or more claims of the '389 5 Patent, including at least claim 19 of the '389 Patent, in the state of California, in this 6 7 judicial district, and elsewhere in the United States by, among other things, making, using, selling, offering for sale, and/or importing into the United States products that 8 embody one or more of the inventions claimed in the '389 Patent, including but not 9 limited to the above-identified SSDs with hardware encryption or self-encrypting 10 drives, and all reasonably similar products ("the '389 Accused Products"), in 11 violation of 35 U.S.C. § 271(a). 12

As an example, Western Digital's Ultrastar DC SN861 includes "a 108. 13 direct memory access controller for transferring data to or from a memory, and for 14 encrypting or decrypting said data upon receiving a data processing request." 15 Specifically, it includes a controller chip that can directly access memory and transfer 16 data to or from memory locations in the SSD utilizing the NVMe protocol. See 17 Western Digital Blog "What is NVMeTM and why is it important? A Technical 18 Guide,"³⁴ ("NVMe is a high-performance NUMA (Non Uniform Memory Access) 19 optimized and highly scalable storage protocol, that connects the host to the memory 20 subsystem. The protocol is relatively new, feature-rich, and designed from the 21 22 ground up for non-volatile memory media (NAND and Persistent Memory) directly connected to CPU via PCIe interface See diagram #1). The protocol is built on high 23

24 25 26

27

³⁴ Available at https://blog.westerndigital.com/nvme-important-data-drivenbusinesses/.

speed PCIe lanes."); Western Digital Data Sheet, "Ultrastar DC SN861"³⁵
 ("Experience future-ready PCIe Gen5 read/write speeds . . . [d]esigned to support
 NVMe 2.0, and NVMe MI 1.2c, and OCP 2.0 supportive for enhanced scalability and
 efficiency.").

109. The controller in Western Digital's Ultrastar DC SN861 also includes 5 built-in hardware encryption and decryption capabilities. Specifically, it features 6 TCG security and encryption utilizing the TCG Opal 2.01 standard. See Western 7 Digital website, "Ultrastar DC SN861 NVMe SSD"³⁶ ("Benefit from . . . TCG 8 security and encryption . . . [s]ecurity: TCG Opal."). Other '389 Accused Products, 9 such as Western Digital's Ultrastar DC SN840, utilize the TCG Ruby standard. 10 Western Digital's implementation of the TCG Ruby specification functions similarly 11 to Opal. See Western Digital Tech Brief, "Setting up TCG Ruby with Sedutil,"³⁷ at 1 12 ("The purpose for TCG Ruby is to provide an up-to-date enterprise Security 13 Subsystem Class (SSC) to support NVMe datacenter drives. . . [i]t is part of the 14 broader Opal SSC (such as Pyrite and Opalite) and has protocol compatibility with 15 the Opal family. Western Digital's specific implementation of the TCG Ruby 16 17 specification (see below for a comparison about Opal v2.01 and TCG Ruby) makes it very similar to Opal, but preboot authentication is not supported."). 18

³⁵ Available at https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn840.pdf.

19

20

21

22

³⁶ Available at https://www.westerndigital.com/products/internal-drives/data-center-drives/ultrastar-dc-sn861-ssd?sku=0TS2530.

³⁷ Available at <u>https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/tech-brief/tech-brief-setting-up-tcg-ruby-with-sedutil.pdf.
</u>

	Feature		Opal V2.01	TCG Ruby	
	Activation and Life	Cycle	Yes	Yes	
	Number of Admin,	Users	4 Admin, 8 Users	1 Admin, 2 Users	
	Min Number of Reg Addressing (LBA) R	quired Logical Block langes	Global Range +8	Global Range (+8 o	n Western Digital drives)
	Min Datastore Size		10MB	128 KB	
	Min MBR Table Size		128MB	Optional: 128MB if s	supported
	Configurable Acces	ss Control	Yes	Yes	
	PSID		Yes	Yes	
	Media Encryption		Required	Required	
	Crypto Erase		Revert, Revert SP, GenKey met for device and locking range le erase granularity		
<i>Id</i> . at 1.					
		1 1 -			
110	. As show	wn below, V	Vestern Digital	provides three	SSD security op
	1 .		Instant Cours	Emage (ICE) T	mustad Commutin
with man	data ana amin'	inted at month			
vith user of	data encry	pted at rest:	Instant Secure	Liase (15L), 11	usica computin
	-	-			-
	-	-			Protect Your Da
Group (TC	CG), and T	CG-FIPS.	See Western D	igital website, "	Protect Your Da
Group (TC ("ISE driv	CG), and T es support	TCG-FIPS. t all sanitiza	See Western D tion methods as	igital website, " s SE drives. In	Protect Your Da addition, ISE dr
Group (TC ("ISE driv	CG), and T es support	TCG-FIPS. t all sanitiza	See Western D tion methods as	igital website, " s SE drives. In	Protect Your Da
Group (TC ("ISE driv have data	CG), and T es support encrypted	TCG-FIPS. t all sanitiza at rest 7	See Western D tion methods as FCG drives hav	igital website, " s SE drives. In e data encrypte	Protect Your Da addition, ISE dr d at rest TCC
Group (TC ("ISE driv nave data	CG), and T es support encrypted	TCG-FIPS. t all sanitiza at rest 7	See Western D tion methods as FCG drives hav	igital website, " s SE drives. In e data encrypte	Protect Your Da addition, ISE dr
Group (TO ("ISE driv have data drives are	CG), and T es support encrypted identical t	TCG-FIPS. t all sanitiza at rest T to TCG, but	See Western D tion methods as TCG drives hav are additionally	igital website, " s SE drives. In e data encrypte y validated by a	Protect Your Da addition, ISE dr d at rest TCC NIST-approved
Group (TO ("ISE driv have data drives are	CG), and T es support encrypted identical t	TCG-FIPS. t all sanitiza at rest T to TCG, but	See Western D tion methods as TCG drives hav are additionally	igital website, " s SE drives. In e data encrypte	Protect Your Da addition, ISE dr d at rest TCC NIST-approved
Group (TO ("ISE driv have data drives are	CG), and T es support encrypted identical t to meet th	TCG-FIPS. t all sanitiza at rest T to TCG, but	See Western D tion methods as TCG drives hav are additionally	igital website, " s SE drives. In e data encrypte y validated by a	Protect Your Da addition, ISE dr d at rest TCC NIST-approved
Group (TO ("ISE driv have data drives are laboratory	CG), and T es support encrypted identical t to meet th	CG-FIPS. t all sanitiza at rest 7 to TCG, but he Federal I	See Western D tion methods as FCG drives hav are additionally	igital website, " s SE drives. In e data encrypte y validated by a cessing Standar	Protect Your Da addition, ISE dr d at rest TCC NIST-approved d (FIPS).").
Group (TO ("ISE driv have data drives are laboratory	CG), and T es support encrypted identical t to meet th	CG-FIPS. t all sanitiza at rest 7 to TCG, but he Federal I	See Western D tion methods as FCG drives hav are additionally	igital website, " s SE drives. In e data encrypte y validated by a cessing Standar	Protect Your Da addition, ISE dr d at rest TCC a NIST-approved rd (FIPS).").
Group (TO ("ISE driv have data drives are aboratory Security Typ Secure Eras Shop Now	CG), and T es support encrypted identical t to meet th	CG-FIPS. t all sanitiza at rest 7 to TCG, but he Federal I	See Western D tion methods as FCG drives hav are additionally nformation Pro	igital website, " s SE drives. In e data encrypte y validated by a cessing Standar Preferred NIST Purge- Compliant Erase Sanitize Overwrite (HDD)	Protect Your Da addition, ISE dr d at rest TCC a NIST-approved rd (FIPS).").
Group (TO ("ISE driv have data drives are aboratory Security Typ Security Typ Security Typ Security Typ Security Typ Security Typ Security Typ Shop Now	CG), and T es support encrypted identical t to meet th e (SE).() are Erase (ISE) ()	CG-FIPS. t all sanitiza at rest 7 to TCG, but he Federal I: User Data Encrypted At Rest	See Western D tion methods as TCG drives hav are additionally nformation Pro Data Access Control ATA Security (SATA only) ATA Security (SATA only)	igital website, " s SE drives. In e data encrypte y validated by a cessing Standar Preferred NIST Purge- Compliant Erase Sanitize Overwrite (HDD) Sanitize Block Erase (SSD) All of the above, plus Crypto Erase	Protect Your Da addition, ISE dr d at rest TCC a NIST-approved rd (FIPS).").
Group (TO ("ISE driv have data drives are aboratory <u>Security Typ</u> <u>Security Typ</u> <u>Security Typ</u> <u>Shop Now</u> <u>Instant Sec</u> <u>Shop Now</u> <u>Trusted Cor</u> (TCG) ()	CG), and T es support encrypted identical t to meet th	CG-FIPS. t all sanitiza at rest 7 to TCG, but he Federal I: User Data Encrypted At Rest	See Western D tion methods as TCG drives hav are additionally nformation Pro Data Access Control ATA Security (SATA only)	igital website, " s SE drives. In e data encrypte y validated by a cessing Standar Preferred NIST Purge- Compliant Erase Sanitize Overwrite (HDD) Sanitize Block Erase (SSD) All of the above, plus Crypto	Protect Your Da addition, ISE dr d at rest TCC a NIST-approved rd (FIPS).").
Group (TO ("ISE driv have data drives are aboratory <u>Security Typ</u> <u>Security Typ</u> <u>Shop Now</u> <u>Instant Sec</u> <u>Shop Now</u> <u>Trusted Cor</u>	CG), and T es support encrypted identical t to meet th e (SE).() are Erase (ISE) ()	CG-FIPS. t all sanitiza at rest 7 to TCG, but he Federal I: User Data Encrypted At Rest	See Western D tion methods as TCG drives hav are additionally nformation Pro Data Access Control ATA Security (SATA only) ATA Security (SATA only)	igital website, " s SE drives. In e data encrypte y validated by a cessing Standar Preferred NIST Purge- Compliant Erase Sanitize Overwrite (HDD) Sanitize Block Erase (SSD) All of the above, plus Crypto Erase	Protect Your Da addition, ISE dr d at rest TCC a NIST-approved rd (FIPS).").
Group (TO ("ISE driv have data drives are aboratory <u>Security Typ</u> <u>Security Typ</u> <u>Security Typ</u> <u>Shop Now</u> <u>Instant Sec</u> <u>Shop Now</u> <u>Trusted Cor</u> (TCG) ()	CG), and T es support encrypted identical t to meet th e (SE) () rre Erase (ISE) () sputing Group	CG-FIPS. t all sanitiza at rest 7 to TCG, but he Federal I: User Data Encrypted At Rest	See Western D tion methods as TCG drives hav are additionally nformation Pro Data Access Control ATA Security (SATA only) ATA Security (SATA only)	igital website, " s SE drives. In e data encrypte y validated by a cessing Standar Preferred NIST Purge- Compliant Erase Sanitize Overwrite (HDD) Sanitize Block Erase (SSD) All of the above, plus Crypto Erase	Protect Your Da addition, ISE dr d at rest TCC a NIST-approved rd (FIPS).").
Group (TO ("ISE driv have data drives are aboratory <u>Security Typ</u> <u>Security Typ</u> <u>Security Typ</u> <u>Shop Now</u> <u>Instant Sec</u> <u>Shop Now</u>	CG), and T es support encrypted identical t to meet th e (SE) () rre Erase (ISE) () sputing Group	CG-FIPS. t all sanitiza at rest 7 to TCG, but he Federal I: User Data Encrypted At Rest	See Western D tion methods as TCG drives hav are additionally nformation Pro Data Access Control ATA Security (SATA only) ATA Security (SATA only) TCG-SSC	igital website, " s SE drives. In e data encrypte y validated by a cessing Standar Preferred NIST Purge- Compliant Erase Sanitize Overwrite (HDD) Sanitize Block Erase (SSD) All of the above, plus Crypto Erase All of the above, plus Revert	'Protect Your Data addition, ISE drawn addi

 <sup>27
 &</sup>lt;sup>38</sup> Available at https://www.westerndigital.com/solutions/data-security/data-protection.

encryption algorithm to automatically convert stored data into an unreadable form 1 known as ciphertext. The algorithm encrypts files even before they are physically 2 written onto the device, meaning the data is encrypted at rest. See, e.g., Western 3 Digital Blog, "What Are Encrypted Drives?"³⁹ ("Self-encrypted drives automatically 4 convert stored data into a scrambled, unreadable form known as ciphertext, using an 5 encryption algorithm. This algorithm encrypts created files even before they are 6 physically written onto the device, rendering your storage drive 'encrypted at rest.' 7 While there are many encryption algorithms, AES, the Advanced Encryption 8 Standard, is one of the most widely adopted and recognized modern cryptographic 9 algorithms. This algorithm uses fixed blocks of data, typically 128-bit or 256-bit, and 10 scrambles them using a secret key . . . [a]s soon as a file is created, the algorithm 11 begins encrypting fixed blocks of data in a series of cryptographic operations 12 including substitution, permutation and mixing."; Western Digital Data Sheet, 13 "Ultrastar DC SN861"⁴⁰ at 1 ("Benefit from enterprise-class features such as Power 14 Loss Protection, End-to-End Data Path Protection, and TCG security and encryption, 15 helping ensure data integrity and security."). Others of the '389 Accused Products, 16 17 including Western Digital's Ultrastar DC SN840 NVMe PCIe 3.0 Self-Encrypting Drive have active FIPS 140-2 certification through the Cryptographic Module 18 Validation Program of the National Institute of Standards and Technology ("NIST"). 19 20

21

22

23

24

25

³⁹ Available at https://blog.westerndigital.com/what-are-encrypted-drives/.

 ⁴⁰ Available at https://documents.westerndigital.com/content/dam/doc ²⁷ library/en_us/assets/public/western-digital/product/data-center-drives/ultrastar ²⁸ nvme-series/data-sheet-ultrastar-dc-sn840.pdf.

Details						
						Module Name
Standard	FIPS 140-2					
Status	Active	Active				
Sunset Date	9/21/2026					
Overall Level	2					
Caveat	None					
Security Level Exceptions	EMI/EMC: I					
	 Mitigation 	of Other Attacks: N/A				
Module Type	Hardware					
Embodiment	Multi-Chip Er	mbedded				
Description		r® DC SN840 NVMe™ PCIe 3.0 Self Encrypting Drive, from Western Digital, delivers extreme performance and				
	ultra-low latency to the top tier of enterprise storage. With proven dual-port NVMe architecture, these drives are best suit					
	for performa	nce demanding platforms including HPC servers, misson-critical applications and workloads that require				
Annuound Alexisters	for performa superior read	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency.				
Approved Algorithms	for performa	nce demanding platforms including HPC servers, misson-critical applications and workloads that require				
Approved Algorithms	for performa superior read	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency.				
Approved Algorithms	for performa superior read AES	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency. Certs. # <u>A1025</u> , # <u>C1973</u> , # <u>3580</u> and # <u>3913</u>				
Approved Algorithms	for performa superior read AES CKG	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency. Certs. # <u>A1025</u> , # <u>C1973</u> , # <u>3580</u> and # <u>3913</u> vendor affirmed				
Approved Algorithms	for performa superior read AES CKG DRBG	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency. Certs. # <u>A1025</u> , # <u>C1973</u> , # <u>3580</u> and # <u>3913</u> vendor affirmed Cert. # <u>A1025</u>				
Approved Algorithms	for performa superior read AES CKG DRBG ENT	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency. Certs. #A1025, #C1973, #3580 and #3913 vendor affirmed Cert. #A1025 P				
Approved Algorithms	for performa superior read AES CKG DRBG ENT HMAC	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency. Certs. #A1025, #C1973, #3580 and #3913 vendor affirmed Cert. #A1025 P Cert. #2280				
Approved Algorithms	for performa superior read CKG DRBG ENT HMAC PBKDF	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency. Certs. # <u>A1025</u> , # <u>C1973</u> , # <u>3580</u> and # <u>3913</u> vendor affirmed Cert. # <u>A1025</u> P Cert. # <u>2280</u> Cert. # <u>A1025</u>				
	for performa superior read CKG DRBG ENT HMAC PBKDF RSA	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency. Certs. #A1025, #C1973, #3580 and #3913 vendor affirmed Cert. #A1025 P Cert. #A1025 Cert. #A1025 Cert. #A1025 Cert. #A1025 Cert. #A1025 and #A1184				
Approved Algorithms Allowed Algorithms	for performa superior read CKG DRBG ENT HMAC PBKDF RSA	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency. Certs. #A1025, #C1973, #3580 and #3913 vendor affirmed Cert. #A1025 P Cert. #A1025 Cert. #A1025 Cert. #A1025 Cert. #A1025 Cert. #A1025 and #A1184				
	for performa superior read CKG DRBG ENT HMAC PBKDF RSA SHS N/A P/Ns WUS4C64	nce demanding platforms including HPC servers, misson-critical applications and workloads that require d/write performance and low latency. Certs. #A1025, #C1973, #3580 and #3913 vendor affirmed Cert. #A1025 P Cert. #A1025 Cert. #A1025 Cert. #A1025 Cert. #A1025 Cert. #A1025 and #A1184				

NIST Cryptographic Module Validation Program, Certificate #4268⁴¹

112. The direct memory access controller of Western Digital's Ultrastar DC 17 SN861 further includes "a means for performing a DMA data transfer, said means for 18 performing a DMA data transfer including at least one DMA engine configured for 19 transferring data." Specifically, the controller chip in Western Digital's Ultrastar DC 20 SN861 includes a DMA engine that performs data transfers directly to and from 21 memory locations within the SSD. See, e.g., Delkin Blog, "Understanding Flash-22 Based SSD Drives and the Flash Controller,"⁴² ("NAND flash controller hardware is 23 made up of multiple parts: . . . Direct Memory and Flash Access: Also known as 24

25

²⁶ Available at https://csrc.nist.gov/projects/cryptographic-module-validation-program/certificate/4268.

⁴² Available at https://www.delkin.com/blog/understanding-nand-flash-based-ssd-drives-and-the-flash-controller/.

DMA and DFA, these buffers increase throughput by allowing transfers to and from
 RAM and flash without intervention from the CPU."); Western Digital Data Sheet,
 "Ultrastar DC SN861"⁴³ at 1 ("With high random read speeds and low power
 consumption, the DC SN861 is optimized for compute-intensive AI and machine
 learning applications, ensuring superior read/write performance . . . [t]he DC SN861
 also provides a rich feature set including NVMe[®] 2.0 and OCP 2.0 support. . .").

113. The direct memory access controller of Western Digital's Ultrastar DC 7 SN861 further includes "a means for performing data processing coupled to said 8 means for performing a DMA data transfer, said data processing includes encrypting 9 or decrypting said data in response to a DPC hit signal by at least using a DPC 10 channel to intercept said data, causing said data to be transferred to said means for 11 performing data processing." For example, each of the '389 Accused Products 12 includes a cryptographic module or engine that encrypts or decrypts data in response 13 to a DPC hit signal by using a DPC channel of the cryptographic module. See 14 Western Digital Blog, "What Are Encrypted Drives?"⁴⁴ ("Self-encrypting drives 15 automatically convert stored data into a scrambled, unreadable form known as 16 ciphertext, using an encryption algorithm. This algorithm encrypts created files even 17 before they are physically written onto the device, rendering your storage drive 18 'encrypted at rest'. While there are many encryption algorithms, AES, the Advanced 19 Encryption Standard, is one of the most widely adopted and recognized modern 20 cryptographic algorithms. This algorithm uses fixed blocks of data, typically 128-bit 21 or 256-bit, and scrambles them using a secret key . . . [a]s soon as a file is created, the 22 algorithm begins encrypting fixed blocks of data in a series of cryptographic 23 operations including substitution, permutation and mixing."). As an example, in the 24

25

28

-47-

 ⁴³ Available at https://documents.westerndigital.com/content/dam/doc ⁴³ Available at https://documents.westerndigital.com/content/dam/doc ¹⁶ library/en_us/assets/public/western-digital/product/data-center-drives/ultrastar ¹⁷ nvme-series/data-sheet-ultrastar-dc-sn840.pdf.

⁴⁴ Available at https://blog.westerndigital.com/what-are-encrypted-drives/.

Opal-compliant '389 Accused Products, such as Western Digital's Ultrastar DC 1 2 SN861, DPC hit signals are used in the selection of the appropriate media encryption key (MEK) to use for encryption/decryption for a particular locking range of the 3 memory. See Trust Computing Group and NVM Express Joint White Paper: "TCG 4 Storage, Opal, and NVMe (Aug. 2015)"⁴⁵ at 5 ("Opal SSC provides a full featured 5 device implementation profile, which a variety of features that can be taken 6 advantage of through Opal management software ... [t]he Storage Device can be 7 subdivided into multiple 'Locking Ranges.' Each of these is a range of continuous 8 LBAs . . . [e]ach Locking Range is encrypted with a different Media Encryption Key 9 ... [e]ach Locking Range can be unlocked independently of the others."); Johns 10 Hopkins Applied Physics Laboratory, "A Practical Guide to Use of Opal Drives," at 11 iii ("Opal drives are widely deployed media that are a class of self-encrypting drives 12 (SEDs). Based on a specification from the Trusted Computing Group (TCG), such 13 drives have extended characteristics beyond merely self-encrypting. They have the 14 ability to create multiple independent regions each having individual encryption keys, 15 and read/write controls."). 16

17 114. All of the '389 Accused Products infringe the '389 Patent, including at
18 least claim 19, in the same or similar manner as the Ultrastar DC SN861.

19 115. By making, using, offering for sale, and/or selling products in the United
20 States and/or importing products into the United States, including but not limited to
21 the '389 Accused Products, Western Digital has injured BiTMICRO and is liable to
22 BiTMICRO for directly infringing one or more claims of the '389 Patent, including
23 without limitation claim 19 pursuant to 35 U.S.C. § 271(a).

24 116. On information and belief, Western Digital will continue to infringe the25 '389 Patent unless enjoined by this Court.

26 27

⁴⁵ Available at https://trustedcomputinggroup.org/wp-content/uploads/ TCGandNVMe_Joint_White_Paper-TCG_Storage_Opal_and_NVMe_FINAL.pdf.

1 117. As a result of Western Digital's infringement of the '389 Patent,
 2 BiTMICRO has suffered monetary damages, and seeks recovery, in an amount to be
 3 proven at trial, adequate to compensate for Western Digital's infringement, but in no
 4 event less than a reasonable royalty with interest and costs.

5 118. Western Digital's infringement of BiTMICRO's rights under the '389
6 Patent will continue to damage BiTMICRO, causing irreparable harm for which there
7 is no adequate remedy at law, unless enjoined by this Court.

//

//

//

//

//

//

//

//

//

//

//

//

//

//

//

//

//

//

//

//

//

PRAYER FOR RELIEF

2 WHEREFORE, BiTMICRO prays for judgment and seeks relief against
3 Western Digital as follows:

А.	For judgment that Western Digital has infringed and/or continue to
	infringe one or more claims of the Asserted Patents;

- B. For a permanent injunction against Western Digital and its respective officers, directors, agents, servants, affiliates, employees, divisions, branches, subsidiaries, parents, and all other acting in active concert therewith from infringement of the Asserted Patents;
- C. For an accounting of all damages sustained by BiTMICRO as the result of Western Digital's acts of infringement;
- D. For a mandatory future royalty payable on each and every future sale by Western Digital of a product that is found to infringe one or more of the Asserted Patents and on all future products which are reasonably similar to those products found to infringe;
- E. For a judgment and order finding that Western Digital's infringement is willful and awarding to BiTMICRO enhanced damages pursuant to 35 U.S.C. § 284;
 - F. For a judgment and order requiring Western Digital to pay BiTMICRO's damages, costs, expenses, and pre- and post-judgment interest for its infringement of the Asserted Patents as provided under 35 U.S.C. § 284;
 - G. For a judgment and order finding that this is an exceptional case within the meaning of 35 U.S.C. § 285 and awarding to BiTMICRO its reasonable attorneys' fees; and
 - H. For such other and further relief in law and in equity as the Court may deem just and proper.

-50-

1

4

23

24

25

26

27

28

DEMAND FOR JURY TRIAL

Pursuant to Rule 38(b) of the Federal Rules of Civil Procedure, BiTMICRO 2 hereby demands a trial by jury of this action. 3

Dated: September 3, 2024 Respectfully submitted, 5 6 /s/ Richard C. Lin 7 Denise M. De Mory California State Bar No. 168076 8 Richard C. Lin California State Bar No. 209233 9 Michael Flynn-O'Brien 10 California State Bar No. 291301 Aaron R. Hand 11 California State Bar No. 245755 12 Bunsow De Mory LLP 701 El Camino Real 13 Redwood City, CA 94063 14 (650) 351-7241 Telephone (415) 426-4744 Facsimile 15 ddemory@bdiplaw.com 16 rlin@bdiplaw.com 17 mflynnobrien@bdiplaw.com ahand@bdiplaw.com 18 19 Attorneys for Plaintiff BiTMICRO LLC 20 21 22