#### 

CLERK, U.S. DISTRICT COURT NORTHERN DISTRICT OF CALIFORNIA

Xiaohua Huang, *pro se* P.O. Box 1639, Los Gatos CA95031 Tel: 669 273 5633 Email: <u>paul-huang03@outlook.com</u>

FOR THE NORTHERN DISTRICT OF CALIFORNIA IN THE UNITED STATES DISTRICT COURT るも 07181 **SKO** 

Xiaohua Huang Pro Se,

Civil Action No .:

TRIAL BY JURY DEMANDED

Plaintiff,

TetraMem, Inc.

۷.

Defendant.

### INFRINGEMENT OF PATENT PLAINTIFF XIAOHUA HUANG'S COMPLAINT FOR

("TetraMem" or "Defendant and respectfully alleges as follows: Complaint for Patent Infringement against Defendants, THAT'S TetraMem, Inc. Plaintiff, Xiaohua Huang ("Plaintiff" or "Huang"), hereby files his

# NATURE OF THE ACTION

illegal and unauthorized manner and without authorization and/or consent from hereto as Exhibit A and incorporated herein by reference, and pursuant to 35 U.S.C. Plaintiff, from U.S. Patent No. RE45259 (the "RE259patent" which is attached Inc. (hereinafter "TetraMem" or "Defendant") from infringing and profiting, in an United States, 35 U.S.C. §101, et seq., to prevent and enjoin Defendant TetraMem, 1 This is a civil action for patent infringement under the Patent Laws of the

§271, and to recover damages and costs

#### THE PARTIES

N 2000, one of those patents is US Patent RE45259 circuit and logic design to build high speed and low power IC chip since the year of Huang has developed the state of the art high speed and low power U.S. patented Xiaohua Huang is an individual, he currently resides at Campbell, CA95008

00 Lab. and continued in University of Massachusetts and University of Southern Mr. Joshua Yang address https://www.tetramem.com/. TetraMem is or purports to be a company having its head quarter office in: 4027 Clipper Ct, Fremont, CA 94538 with its website and Qiangfei Xia based on the ReRAM research initiated from TetraMem was founded by Mr.Glenn (Ning )Ge HP

# JURISDICTION AND VENUE

sued in this judicial district regular business and main office in 4027 Clipper Ct, Fremont, CA 94538 can be et seq. This Court has jurisdiction over the subject matter of this action pursuant to U.S.C. §§1391(b) - (c) and 28 U.S.C. § 1400(b) in that Defendant which has its 4 28 U.S.C. §§ 1331 and 1338(a). Venue is proper in this District pursuant to 28 This action arises under the patent laws of the United States, 35 U.S.C. § 101,

# BACKGROUND FACTUAL ALLEGATION

U1 A true and correct copy of the 'RE259patent is attached hereto as Exhibit A.

California

The RE259patent is valid and owned by Plaintiff Mr. Huang as the inventor patented high speed and low power IC design circuit and logic such as the circuit California. Huang developed advanced TCAM design in CMOS and invented many 29 of US patent RE45259 read the circuit and logic design found in the ReRAM IP and logic design claimed in the claim 29 of US patent RE45259. At least the claim <u></u> and chip which have been designed and made by TetraMem in its office in 4027 Clipper Ct, Fremont, CA 94538 In Nov. 2000 "Huang" found CMOS Micro Device Inc. ("CMOS") in Campbell,

7. by defendant's conduct, Plaintiff were prejudiced by the Court, plaintiff withdrew of the previous cases to defame Plaintiff and cheat the Court. The Court was biased Defendant's Counsel used all the erroneous information and the erroneous decision cv-1413 Mr. Xiaohua Huang v. Huawei Technologies Ltd. to prove that Plaintiff is a that complaint. In case 5:23-cv-04936-SVK defendant Counsels uses case No. 2:15-Roy Payne. Case No. 2:15-cv-1413 was my first case filed I have no any experience and knowledge of the Court and litigation. I collected and produced evidence that many chips used in Huawei's Internet router and switches infringes my asserted patents. Judge Roy Payne was very kind and nice to me and gave me two frivolous litigant because Plaintiff was sanctioned by Judge Judge Rodney Gilstrap/ month time to retain the counsels who are very experienced in the local court. counsels. After that Huawei used six its employees, one internal counsel and the have been grateful and felt in debt to Judge Payne although I failed to retain the In previous case 5:23-cv-04936-SVK, under Defendant's instruction

ω

Case 5:24-cv-07181-VKD Document 1 Filed 10/15/24 Page 4 of 66

the errors made by Judge. Some defendant counsels used what the Court taking the in debt to Hon. Judge Alsup and Kim. Everyone knows that my case with Huawei employees of MediaTek to make perjured declaration to cheat the Judge and win No. 2:15-cv-1413 was erroneously decided by the Courts. The court system tolerates the case. I should follow Judge Kim. Although losing the case but I am grateful and then Brandon Story imitated Huawei's case No. 2:15-cv-1413 and have the pay one-tenth of the amount that Judge Kim mediated. The case was not settled the mediation result. After that Brandon Story told me that his client only want to times more than the amount which Judge Kim mediated for me, so I did not accept defendant to pay me the particular amount to settle the case, that amount is many Counsel Brandon Stroy cheated me and said to me that he can help me to have the William Alsup assigned Magistrate Jude Kim to mediate the case. Defendant Inc., but MediaTek refused to pay anything to me, I filed complaint in 2018. Hon. TCAM for their networking chips, then the power consumption of MediaTek's chip taught the engineers of MediaTek how to use my patents to design the low power cv6654 Mr. Xiaohua Huang v. Nephos Inc. was the third case I filed. In 2014 I to judge me loose the case and have me sanctioned. Defendant Counsels uses case reduced from over 200watt to much less than 100 watt, and sold to Amazon.com, No. 3:18-cv-6654 Mr. Xiaohua Huang v. Nephos Inc. to defame me. Case No. 3:18material evidence the Court took Huawei's false statement and perjured declaration evidence to prove all the Huawei's declaration are contradictive to the public counsels to make false statement and perjured declaration. Although I produced the

objectively to make erroneous decision Serpent seduces Eve, to imitate case No. 2:15-cv-1413 rather than focus on the case statements and perjured declaration and successfully induced the trial court, as 1413 made erroneous judgment as reference example to attack me, make false false statements and perjured declaration in Xiaohua Huang v. Huawei No. 2:15-cv-

conduct descendants suffered such as the Jewish have suffered from King David's wrongful their personal interests , do not mention their conduct would have their NOVEMBER 20, 2023. Some attorneys even violates the law and commits crime for Disbarred in the Third Quarter of 2023 BY STATE BAR OF CALIFORNIA ON descendants suffer from their wrongful conduct. State Bar Announces 23 Attorneys violated their oath to the God, their conducts may have himself, his family and counselor at law to the best of my knowledge and ability. As an officer of the court, I Defendant Counsels such as PAUL J. ANDRE, LISA KOBIALKA, VIOLAINE have will strive to conduct myself at all times with dignity, courtesy, and integrity." support the Constitution of the United States and the Constitution of the State of GOD by putting his/her hand on bible "I solemnly swear (or affirm) that I will California, and that I will faithfully discharge the duties of an attorney and In California, before obtaining the permission, the lawyer solemnly declares to

their other unethical illegal conducts. Defendant and their founders filed many information to defame Plaintiff and cheat the Court are somehow consistent with Defendant's conduct of instructing their Counsels to lie, cheat and use false

Ś

science journal then obtained tens of million USD income (investment). TetraMem licensing sample chips, measured some data from those chips and published the papers on has offered to sell its ReRAM designed with using US patent RE45259 without and refuse to license. Defendants have used Plaintiff's patent to have built several patents to protect their own technology, but use Plaintiff's patent without licensing

product use "1T,1R" ReRAM structure. Plaintiff pointed out defendant RE45259 to one embodiment, but in the same time disclosed that defendant's sent Plaintiff an email in Exhibit 3 and tried to narrow the claim 29 of US patent on how defendant's products infringe the us patent RE45259 Exhibit X1. Defendant Defendant in Exhibit 3 that defendant's product is design with "1R 1T" structure which is consistent with the structure of Figure 2 and Figure 3 in plaintiff's analysis  $\infty$ The new complaint is also based on the new further information provided by

# MADE AND SOLD THE INFRINGING PRODUCTS WHICH DEFENDNAT MAY HAVE

counsel's cheating conduct with Exhibit 4 and Exhibit 5

page 6 of Exhibit 1 the joint news release made by TetraMem and Synopsys offer to IC with the function which read the claim 29 of US patent RE45259. In page 5 and TetraMem, including but not limited to embedded RRAM IP and chips contains the 9. Based on the information obtained that the products made by Defendant

X1. have infringed claim 29 of US patent RE45259 is analyzed and explained in Exhibit TetraMem's ReRAM employ "1T, 1R" (1 transistor, t resistor) which is consistent with Figure 2 and Figure 3 in Exhibit X1. How and why the RRAM of TetraMem RRAMbased in-memory computing technology .....". Exhibit 3 also claims that sell the RRAM of TetraMem with its marketing name "TetraMem's analog-

# **COUNT I: INFRINGEMENT OF U.S. PATENT NO. RE45259**

above. 10. Plaintiff refers to and incorporates herein the allegations of Paragraphs 1-9

in and to the 'RE259 patent and circuits." A true and correct copy of the 'RE259patent is attached hereto duly and legally issued for a "Hit ahead hierarchical scalable priority encoding logic 11. Exhibit A. Xiaohua Huang as inventor is the owner of all rights, title, and interest On November 25, 2014 U.S. Patent No. RE45259 (the"RE259Patent") was as

35 U.S.C. § 271(a), (b) and(c). and logic function which have infringed at least claim 29 of the 'RE259 patent under claims of the RE259 patent through making ReMAM IP and chips containing circuit to infringe directly, indirectly, literally, on Doctrine of Equivalent one or more of the 12. On information and belief, Defendant TetraMem has infringed and continue

~1

in prosecuting this action under35 U.S.C. § 285 Huang to recover damages under 35 U.S.C.§284 and to legal fees and costs incurred law, unless enjoined by this Court. Defendant's infringement entitle Xiaohua Xiaohua Huang, causing irreparable harm for which there is no adequate remedy at Xiaohua Huang exclusive rights under the 'RE259 patent will continue to damage wrongful acts in an amount subject to proof at trial. Defendant's infringement of 14. staple article or commodity of commerce suitable for substantial non-infringing use reading and writing data and information in accused devices are completely not a infringes the claim 29 of RE259 patent. The Customers of the Defendant uses the Defendant for the damages sustained by Xiaohua Huang as a result of Defendant's caused and logic reading the claim 29 of the 'RE259 patent. The using of function of function of reading and writing data and information which contains the circuit of Equivalent the claim 29 of the 'RE259 patent by using the devices which to have infringed and continue to infringe directly, indirectly, literally, on Doctrine 13. Defendant TetraMem's acts of infringement, inducing infringement have damage to Xiaohua Huang, and Xiaohua Huang is entitled to recover from On information and belief, Defendant TetraMem has induced its Customers

### **JURY DEMAND**

15. Pursuant to Fed. R. Civ. P. 38(b), Plaintiff Xiaohua Huang requests a trial

by jury on all issues.

# PRAYER FOR RELIEF

the 'RE259 patent under 35 U.S.C. § 284; (e). An assessment of interest on damages; (d). An accounting for damages resulting from Defendant's infringement of foregoing, from further acts of infringement of the 'RE259; attorneys and all others in active concert or participation with any of the subsidiaries, parents, officers, directors, agents, servants, employees, affiliates (c). An order preliminarily and permanently enjoining Defendant and its infringed and is infringing U.S. Patent No RE45259; (b). A judgment that the 'RE259 patent is valid and enforceable; (a). A judgment in favor of Xiaohua Huang that Defendant TetraMem has WHEREFORE, Xiaohua Huang prays for the following relief:

,

(g). Such other and further relief as this Court may deem just and

otherwise provided by law;

prosecuting this action, with interest pursuant to 35 U.S.C. § 285 and as

disbursements, expert witness fees, and legal fees and costs incurred in

(f). A judgment awarding damages to Xiaohua Huang for its costs

equitable.

.

Xiaohua Huang

P.O. Box 1639, Los Gatos CA95031 Tel: 669 273 5633 Email: <u>paul-huang03@outlook.com</u>

Exhibit A US patent RE45259 Exhibit 1 pre-suit background Exhibit 2 Tetramem-paper Exhibit 3 TetraMem letter Exhibit 4 Response to TetraMem letter Exhibit 5 TetraMem claimed info

Exhibit X1 Pre-suit analysis



.

# US patent RE45259

-



# (19) United States

# (12) Reissued Patent

#### Huang

### (10) Patent Number: US RE45,259 E (45) Date of Reissued Patent: Nov. 25, 2014

### HIT AHEAD HIERARCHICAL SCALABLE (56) PRIORITY ENCODING LOGIC AND

(<u>54</u>)

# U.S. 1

# **U.S. PATENT DOCUMENTS**

**References** Cited

7,464,217 B2*	7,043,601 B2 *	6,505,271 BI*	6,392,910 BI *	6,307,767 BI *	6,249,449 BI *
12/2008	5/2006	1/2003	5/2002	10/2001	6/2001
Braceras et al 711/108	McKenzie et al 711/108	Lien et al 711/108	Podaima et al	Fuh	Yoneda et al 365/49.18

#### \* cited by examiner


Primary Examiner — Han Yang

#### ABSTRACT

(57)

In this invention a hit ahead multi-level hierarchical scalable priority encoding logic and circuits are disclosed. The advantage of hierarchical priority encoding is to improve the speed and simplify the circuit implementation and make circuit design flexible and scalable. To reduce the time of waiting for previous level priority encoding result, hit signal is generated first in each level to participate next level priority encoding, and it is called Hit Ahead Priority Encoding (HAPE) encoding. The hierarchical priority encoding can be applied to the scalable architecture among the different sub-blocks and can also be applied with in one sub-block. The priority encoding and hit are processed completely parallel without correlation, and the priority encoding, hit generation, address encoding and MUX selection of the address to next level all share same structure of circuits.

### **36 Claims, 8 Drawing Sheets**



(Sg

Field of Classification Search

USPC

See application file for complete search history.

... 365/49.1, 230.01, 230.05, 230.06

(52)

U.S. CL

USPC .....

**365/49.1**; 365/230.01; 365/230.05; 365/230.06

(51)

Int. Cl. GIIC 15/00

(2006.01)

8

Provisional application No. 60/550,537, filed on Mar.

4, 2004.

U.S. Applications:

Appl. No.: Filed:

7,652,903 Jan. 26, 2010 11/073,116 Mar. 4, 2005

Reissue of: (64) Pater

Patent No .:

Issued:

(76) (22)

Filed:

Jan. 20, 2012


**Related U.S. Patent Documents** 


Appl. No.: 13/355,449

Inventor:

Xiaohua Huang, San Jose, CA (US)

CIRCUITS











Figure 2b.















Nov. 25, 2014

14 Sheet 5 of 8




Figure 5




Figure 6






Figure 7

•

#### HIT AHEAD HIERARCHICAL SCALABLE PRIORITY ENCODING LOGIC AND CIRCUITS

tion; made Matter enclosed in heavy brackets [] appears in the original patent but forms no part of this reissue specificamatter printed in italics indicates the additions by reissue.

herein by reference in its entirety for all purposes. This application claims the benefit of provisional U.S. Application Ser. No. 60/550,537, entitled "Priority encoding logic and Circuits," filed Mar. 4, 2004, which is incorporated

# FIELD OF THE INVENTION

priority encoding of match or hit address. particular, the present invention relates to logic and circuits of The presentation relates to content addressable memory. In

# BACKGROUND OF THE INVENTION

address is called priority encoding. priority address. In multi-hit case, one protocol was made to select the highest row matching the input content, it is called multi-hit or match cess, so some time in one comparison, there are more than one each row are compared in the searching or comparing pro-Б ternary content addressable memory, not every bit in The logic of selecting the highest priority

ity and  $A_m$  has the lowest priority. Assume some of  $\{A_0, A_1, \ldots, A_{m-1}, A_m\}$  are logic "1" and all of the others are logic "0", the priority encoding keen the history priority encoding the source of the bistory priority encoding the bistory e Assume we have  $\{A_0, A_1, \ldots, A_{n-1}\}$  hit signals from the corresponding addresses and define  $A_0$  has the highest priority and  $A_n$  has the lowest priority. Assume some of  $\{A_0, A_0, A_0\}$ this transform: "0", the priority encoding keep the highest priority "1" as "1" and convert all the other "1" into "0". The logic operation of

ŝ

#### Â, , Aj, ... $\mathbf{A}_{n-1}, \mathbf{A}_n \} \Longrightarrow \{\mathbf{h}_0, \mathbf{h}_1, \dots, \mathbf{h}_{n-1}, \mathbf{h}_n\}$

Ξ

ŧ

### can logically be expressed as:

:	$h_2 = \overline{A}_0 * \overline{A}_1 * A_2$	$h_l = \overline{A}_0 * A_l$	$h_0 = A_0$	
			(2)	

F  $=\overline{A}_0 * \overline{A}_1 * \overline{A}_2 \cdots A_{n-1} * \overline{A}_n$ 

otherwise no matter  $A_i=0$  or 1,  $h_i=0$ . Which means only when  $A_0$  to  $A_{t-1}$ , are all zero,  $h_i = A_i$ , SS

After the priority encoding, the hit address with the highest

calculation of priority logic (2) will take long time if we use If the entry N are large, say 1K to 128K or even 1M, the serial logic.

8

described in the following So we come out the inventions which will be

# SUMMERY OF THE INVENTION

scalable priority encoding. For example we make 8 entry as In this invention, we propose a multi-level hierarchical 55

> circuit implementation and make circuit design flexible and priority encoding is to improve the speed, and simplify the scalable 64 entry. Then we can make 8 second level as third level, total 512 entry, and so on. The advantage to make hierarchical one group as first level and 8 first level as a second level, total

Ahead Priority Encoding (HAPE) encoding. encoding result, we generate the hit signal first in each level to participate next level priority encoding, and we call it Hit To reduce the time of waiting for previous level priority

5

also be applied with in one sub-block. scalable architecture among the different sub-blocks and can The hierarchical priority encoding can be applied to the

# BRIEF DESCRIPTION OF THE DRAWINGS

15

described, by way of exa attached Figures, wherein: Preferred embodiments of the invention will now by way of example only, with reference to the ğ

with many sub-block in accordance with one embodiment of the present invention. FIG. 1 is a block diagram of scalable architecture of CAM

20

uon. block in accordance with one embodiment of present invenencoding and match address binary encoding within one sub-FIG. 2a is a logic block diagram of hierarchical priority

2

2b of present invention. FIG. 2b is the and timing diagram in accordance with FIG

encoding and match address binary encoding in higher level or among the different sub-block and timing diagram in accordance with one embodiment of present invention FIG. 3 is a logic block diagram of hierarchical priority

ы

with 8 input address in accordance with one embodiment of FIG. 4 is the circuit implementation of priority encoding

present invention. logic address in accordance with one embodiment of present FIG. 5 is the circuit implementation of the HIT generation

logic in accordance with one embodiment of present inven-Invention FIG. 6 is the circuit implementation of binary encoding

LIOD accordance FIG. 7 is the circuit implementation of 8 to 1 mux in with one embodiment of present invention.

#### DETAILED DESCRIPTION OF THE INVENTIONS

\$

divided into four quadruple, each quadruple has 8x8=64 block and each block has 8x8=64 entry as shown in FIG. 1 To make the priority encoding logic calculation quicker, the entire CAM block can be divided into 256 block and with embodiment 100.

S

of the chip. If all of the data pad 110 are in one side or less than four side, the principle is same. Assume the data pad 110 are equally distributed in four side This is just to explain the principle, the entry number of each sub-block and the number of sub-block can be different.

8 column both upper part and down part shown as 104a in FIG. 1. Fifth step, the data to be compared are then sent to First step, route all the data signal in each side (only one side are drawn in the FIG. 1) to the middle point of that side, which is shown as route 101a in FIG. 1. Second step, route all each sub-block 120 in each column to perform the compariis shown in FIG. 1. Fourth step, send data to each one of the compared to both left and right side (only right side path 103a FIG. 1. Third step, in the center point send the data to be the data signal to the center of the chip shown as route 102a in

each 110 through path 101b. The priority encoding among upper muschangle and lower part quadruple can be performed path 102b. Last step the hit address are sent to the output pad priority encoding will be performed in the center of chip among four quadruple and the hit address will be sent through will be performed among 8 column 130 in each quadruple and the Hit address are sent out through path 103b. Next step the third level priority encoding and the hit address are sent out through path 104b. Next step fourth level priority encoding explained in details in FIG. consumption. After comparison with each entry inside each sub-block 120, the first level and second level priority encodthat case, the data path start from path 104a. If only some selected sub-block are searched or compared, the data to be compared will only be sent into those sub-block to save power ing and application, the entry number of TCAM is not very large. In son with each entry in every sub-block 120. In embedded column 130 among 8 sub-block will be performed as binary encoding are performed which will be d in details in FIG. 2, then the priority encoding in

ю

same as any block 2h0 to 2h7 and generate the next level Hit1. Both Add1[5:0] and Hit1 will be passed to the next level. 207 which is logically same as the binary encoding block from 2e0 to 2e7 to generate the address: Add1[5:3]. Add1[5: 3] and Add1[2:0] make Add1[5:0]. Hit[0] to Hit[7] further perform the logic function in block 2hh which is logically exact same as the priority encoding in each 8 entry group from 2p0 to 2p7. The Priority Hit Ph[7:0] from Hit[0] to Hit[7] will select the 8 to 1 mux 204 and select one three bit binary address from BA0[2:0] to BA7[2:0] and become Add1[2:0]. group. The eight signal of Hit[0] to Hit[7] from block 201 will each block from 2p0 to 2p7 of embodiment block 202 to generate P[63:0], then proceed binary encoding from 2e0 to 2e7 in embodiment block 203 to generate any three bit BA0 [2:0] to BA7[2:0] binary address if there is a hit in any 8 bit The priority encoding logic calculation block diagram for each 8x8=64 entry sub-block 120 are shown in FIG. 2a with embodiment 200a. Each 8 entry of 64 entry are grouped together to do hit logic function from 2h0 to 2h7 and generate The priority bit of Hit[0] to Hit[7] is binary encoded in block perform priority encoding in block 206 which is logically 64 entry are performed priority encoding logic calculation in Hit[0] to Hit[7] in block 201. In the same time each 8 entry of together in path 103b. \$ ы S 2 8

divided into eight group and priority encoded by block 2p0 to 2p7, generating P[0] to P[63] which are drawn as 244 and available at time  $t_1$ . The time delay of generating Ph[7:0] which are drawn as 246 and the time delay of generating BA0[2:0] to BA7[2:0] which are drawn as 245 are roughly signal 240 are available in time  $t_{00}$  the first level hit signal Hit[7:0] generated by block 2h0 to 2h7 are drawn as 241 The timing diagram of embodiment 200a is shown in FIG. 2b with embodiment 200b. Assume all the Hit or miss signal from TCAM comparison A[i] (A[63:0])which is drawn as Which is available at time  $t_1$ . In the same time A[63:0] are £

S

same and they are generated in time t<sub>2</sub>. So the Binary address Add1[2:0] which are drawn as 248 are selected by Ph[7:0] from the 8 group address BA0[2:0] to BA7[2:0] through an eight to one MUX 204 without any further delay except the delay of MUX itself which is  $(t_3-t_2)$ , and the address Add1 [5:3] which are drawn as 247, Add1 [2:0] and Add[5:0] which e drawn as 249 are available at time  $t_3$ . So the total delay from A[63:0] available to the output of 8 ŝ

delay of Hitl 243 is two stage delay. So the output of Hitl which is available at  $t_2$  which is one stage earlier than the ority 2p0, binary encoding 2e0 and 8 to 1 MUX 204), where we call each block(2p0, 2e0 and 204 etc) as one stage. The binary hit address Add1[5:0] is about three stage delay(pri-

ß

at t<sub>3</sub>. Only Hitl and Add1[5:0] are sent to the next level priority encoding. The entire sub-block are abstracted as symbol 208. The timing delay of hit, priority encoding, binary encoding and 8 to 1 mux will be analyzed in details. output of binary Hit address Add 1 [5:0] 249 which is available

MUX 311. signal Hit1[7:0] which is marked as 313 in FIG. 3 are one higher level among the eight group of 64 entry sub-block or [7:0] perform priority encoding in block 309, then the priority hit signal Ph1[7:0] will select Add2[5:0] from the eight input stage earlier than the binary hit address Add10[5:0] to Add17 [5:0] which are marked as 314. Eight bit HIT signal of Hit1 among the 8 sub-block in every column 130 in FIG. 1. The Hit FIG. 3 is the logic block diagram of priority encoding of

5

to wait for the selection signal. selection signal from the priority encoding among the hit signals is available one stage earlier and there is no extra delay [8:0] which is marked as 319 is an 8 to 1 MUX delay which is  $(t_4-t_3)$ , where i=0 to 7. In this hierarchical priority design, the delay on each level is an 8 to 1 MUX delay because the Add2[8:0]. From the timing diagram 340 in FIG. 3, the delay of binary hit address Add1i[5:0] which is signal 314 to Add2 time t<sub>3</sub> which is one stage earlier than Binary hit address Add2[8:0]. In block 308 eight input Hit1[7:0] generate Hit2 at Add2[8:6] in block 310. Add2[8:6] and Add2[5:0] make In the same time Ph1[7:0] are encoded into binary address

function block 206, 309 in each level are same that the simplicity of circuit design. We already see that each level shares the same logic and circuit design. Say, the priority circuit, which is shown in FIG. 4, embodiment 400. Another advantage of this hierarchical priority encoding is in logic

the priority logic equation (2) which can be deduced to equation (3), where n=7. Embodiment 400 in FIG. 4 is a sample implementation of

$$h_0 = A_0$$

$$h_1 = \overline{A_0 + A_1} = \overline{A_0 + \overline{A_1}}$$
(3)

$$h_2 = \overline{A_0} * \overline{A_1} * A_2 = \overline{A_0 + A_1 + \overline{A_2}}$$

$$\mathbf{h}_n = \overline{\mathbf{A}}_0 \ast \overline{\mathbf{A}}_1 \ast \overline{\mathbf{A}}_2 \ \dots \ \overline{\mathbf{A}}_{n-1} \ast \mathbf{A}_n = \overline{\mathbf{A}}_0 + \overline{\mathbf{A}}_1 \ \dots \ + \ \overline{\mathbf{A}}_{n-1} + \overline{\mathbf{A}}_n$$

en is set to logic zero which makes all the output of NAND gate 445 to 452 to logic one and then turn all the output of inverter 453 to 460 into logic zero. The input pch of the P transistors 437 to 444 are set to logic zero and the P transistor 437 to 444 are turned on, which make the line 4y0 to 4y7 signal among A0 to A7 will be logical zero at potential A7 will be logical "one" at potential Vdd and the before the TCAM comparison results  $A_0$  to  $A_7$  and their complementary  $\overline{A}_0$  and  $\overline{A}_7$  arrive. The Hit signal among A0 to potential level of line 4y0 to 4y7 up to Vdd, then the signal pch connecting to Vdd with low impedance and pre-charge the ground. Only the highest priority hit, the output of the NOR is turned into Vdd and turn off the P transistors 437 to zero which turn off all the N transistors and the enable signal beginning of each cycle, the gate input signals  $\overline{A_0}$  to  $\overline{A_7}$  and  $A_0$  to  $A_7$  of all the N transistor from 401 to 436 are set to logic NOR logic of N transistor connected to that N transistors and each line 4y0 to 4y7 is the output of dynamic The equation (3) is implemented as embodiment 400 in FIG. 4. Each line from 4y0 to 4y7 connect the drains of a few line. At the missed 4

**S** gates are logically high. For example,  $A_0=0$ ,  $A_1=0$ ,  $A_2=Vdd$ and  $A_3=Vdd$ , the highest priority hit is  $A_2$ . The input of N transistor 401 is Vdd and N transistor 401 is turned on and the node 4y0 is discharged to ground. The input of transistor 402 which is the complementary of  $A_1$  is also Vdd and the transistor 402 is ON, the node of 4y1 is also discharged to ground. Since  $A_0=0$ ,  $A_1=0$ ,  $A_2=Vdd$ ,  $\overline{A_2}=0$ , so the inputs of tran-

sistors 404, 405, 406 are all zero and the transistor 404, 405, 406 are all OFF and the node 4y2 will not be discharged and will be kept logically "one" at potential Vdd. Since  $A_2$ =Vdd, 10 the inputs of transistors 408, 413, 419, 426 and 434 will be Vdd and all the node 4y3, 4y4, 4y5, 4y6 and 4y7 will be pulled to ground no matter if  $A_3$ ,  $A_4$ ,  $A_5$ ,  $A_6$  and  $A_7$  are logically one or zero. The slowest path or worst case is only one input among eight N transistor 429, 430, 431, 432, 433, 434, 435 and 436 connected to node 4y7 is Vdd and all the others are zero, in that case one transistor need to discharge the drain parasitic capacitance of eight transistor and the metal wire capacitance connected to node 4y7. The signal en is characterized to turned to Vdd later then node 4y7 is discharged in 20 worst case. The worst case delay of eight input priority encoding is that one N transistor discharging the drain parasitic capacitance of eight same size N transistor down to ground plus the delay of one NAND gate and one inverter.

worst case, the delay of 510 is that one N transistor discharge the drain parasitic capacitance of the eight same size N tranin FIG. 5. The embodiment 510 is the circuit implementation of one block 2h0 and the embodiment 520 is the circuit implementation of both block 201 and block 2hh in FIG. 2a sistor down to ground plus the delay of one inverter among A0 to A7 is Vdd and all the others are zero, which is the and the output signal of inverter 504 is zero. If only one input the N transistors 502 are OFF and the node 503 is kept in Vdd transistor **S01** before the signal A0 to A7 arrive. If all the input A0 to A7 are zero, the input of N transistors are zero and all gate input S22 of P transistor S01 to zero to pre-charge the node 503 to Vdd, then turn 522 to Vdd and turn off the P to A7 are set to zero as in embodiment 400 in FIG. 4. 2) Set the together. The operation principle of 510 is: 1) all the input A0 in each level is also same and its logic and circuit are shown The logic of Hit function block 2h0, 2h1, ... 2hh and 308 8 ŝ ä 25

The binary encoding logic and circuit is shown as embodiment 600 in FIG. 6. The operation principle of 600 is: 1) all the input  $h_0$ ,  $h_2$ ,  $h_4$  and  $h_6$  are set zero. 2) Set the gate input 611 of P transistor 601 to zero to pre-charge the node 603 to Vdd, 45 then turn 611 to Vdd and turn off the P transistor 601 before the signal  $h_0$ ,  $h_2$ ,  $h_4$  and  $h_6$  arrive. If all the input signal  $h_0$ ,  $h_2$ ,  $h_4$  and  $h_6$  are zero, the input of N transistors are zero and all the N transistors 602 are OFF and the node 603 is kept in Vdd and the output signal of inverter 604 is zero. If only one input 50 among  $h_0$ ,  $h_2$ ,  $h_4$  and  $h_6$  is Vdd and all the others are zero, which is the worst case, the delay of 600 is that one N transistor discharging the drain parasitic capacitance of the four same size N transistor down to ground plus the delay of one

The MUX logic and circuit is shown in FIG. 7 as embodiment 700. The operation principle of 700 is: 1) the input signal Ph<sub>0</sub>, Ph<sub>1</sub>, Ph<sub>2</sub>, Ph<sub>3</sub>, Ph<sub>4</sub>, Ph<sub>5</sub>, Ph<sub>6</sub> and Ph<sub>7</sub> are set zero. 2) Set the gate input 705 of P transistor 701 to zero to precharge the node 703 to Vdd, then turn 705 to Vdd and turn off the P transistor 701 before the signal Ph<sub>0</sub>, Ph<sub>1</sub>, Ph<sub>2</sub>, Ph<sub>3</sub>, Ph<sub>4</sub>, Ph<sub>5</sub>, Ph<sub>6</sub> and P<sub>7</sub> arrive. Since Ph<sub>0</sub>, Ph<sub>1</sub>, Ph<sub>2</sub>, Ph<sub>3</sub>, Ph<sub>4</sub>, Ph<sub>5</sub>, Ph<sub>6</sub> and Ph<sub>7</sub> are from Priority encoding, only one signal among them is Vdd and all the other are zero if there is hit. After AND logic, only one output of the seven AND gate 708 is equal to 65 the input value which is the selected bit from Ba<sub>0</sub> to Ba<sub>7</sub>. If the

from Bao to Ba7 is zero, the node 703 is kept Vdd

and the output of inverter 704 is zero and the selected bit value zero is passed out. If the selected bit from Ba<sub>0</sub> to Ba<sub>2</sub> is Vdd, one N transistor among eight N transistor 702 is turned ON and the node 703 is discharged down to ground and the output of inverter 704 is Vdd(logical one) and the selected bit value Vdd is passed out, which is the worst case, the delay of 700 is one N transistor discharging the drain parasitic capacitance of the eight same size N transistor down to ground plus the delay of one inverter and one AND gate. Usually one AND gate includes one inverter and one NAND gate, so the delay of 700 is one N transistor discharging the drain parasitic capacitance of the eight same size N transistor down to the ground plus the delay of two inverter and one NAND gate.

The entire Priority encoding logic and circuit are simplified as a four basic building block of 400, 510, 600 and 700 in FIGS. 4, 5, 6 and 7. The delay of each block 400, 510, 600 and 700 are comparable and we call the time of delay of each block 400, 510, 600 and 700 one stage. If we define the delay of hit logic block 510 as  $T_{\mu}$ , one inverter delay is  $T_{\mu}$  and one NAND gate delay is  $T_{\mu}$ . The delay of priority encoding block 400 is  $(T_{\mu}+T_{\mu})$  since the delay of block 400 is one more NAND gate delay comparing with block 510. The delay of block 600 is roughly  $T_{\mu}$ . The delay of MUX block 700 is  $(T_{\mu}+T_{\mu}+T_{\mu})$ . The extra delay of each higher level priority encoding is a MUX 700 selection delay because that the Hit signal in each priority encoding level is generated one stage earlier than the binary hit address and the selection signal of the MUX is already available when the binary address to be selected arrive and will not suffer extra delay. The previous description of the disclosed embodiments is

The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

What is claimed is:

1. A content address able memory(CAM) and hit ahead priority encoding(HAPE) logic, comprising: a group of blocks which is arranged in column and row,

"zero" which is called miss, each block generates block hit when there is at least one CAM match signal is high logic "one" within the block or block miss signal when a group column, a group of column generates a hit signa priority encoding logic of column hit or miss signals of signal within the column or column miss signal when column hit signal when there is at least one block hit miss signals of each column, each column generates all the CAM match signals are in low logic level "zero" which are the input signals of priority encoding logic, when there match signals of highest priority column there is only block miss signals within the column and within the block, a priority encoding logic of block hit or sponding to the CAM match signals of highest priority within the block and block binary address signal correlogic level "one" which is called hit or low logic level each CAM match signals or input signal has either high higher priority or from higher priority to lower priority. or input signals match signals within the block, the CAM match signals each block has same priority encoding logic of CAM each block has equal number of CAM match signals binary IS at least one column hit signal within address are arranged from lower priority to corresponding within the column, a 5 E e CAM Ē

SS

inverter

priority encoding(HAPE) logic of claim 1, further compris-Ņ signals of highest priority within the group column. A content address able memory(CAM) and hit ahead Ś

:Bur a block multiplexer to select the binary address from the block of highest priority hit within the column as less significant portion of the column binary address; and

priority encoding logic of block hit signals to generate the block multiplexer control signal which select the block of highest priority hit within the column, and a binary ority binary address. the more significant portion of the column highest priaddress encoding logic of block hit signals to generate 5 5

block comprises: priority encoding(HAPE) logic of claim 1, wherein each ω A content address able memory(CAM) and hit ahead

a group of sub-blocks, each sub-block has equal number of binary address encoding logic to highest priority binary address as pendently before sub-block binary address; and the sub-block hit or miss signal is generated indegenerating logic to generate sub-block hit or miss signal, input signals, each sub-block has priority encoding and generate sub-block well as hit or miss N 20

a block hit or miss generating logic to generate block hit or miss signal and block hit or miss signal is generated ated independently before the block binary address is gener-

ھ sub-block multiplexer to select the binary address from significant portion of block binary address; and the highest priority sub-block within the block as less

22 priority encoding logic of each sub-block hit signals to generate the control signal of sub-block multiplexer, and a binary address encoding logic of each sub-block hit signals to generate the more significant portion of block binary address. ш

the logic circuit of same structure. priority encoding(HAPE) logic of claim 3, wherein priority encoding logic, address encoding logic and multiplexer have 4 A content addressable memory(CAM) and hit ahead

\$

generating logic, priority encoding logic, address encoding logic and multiplexer have dynamic NOR logic. priority encoding(HAPE) logic of claim 4, wherein the hit 5. A content address able memory(CAM) and hit ahead £

same time that the less significant portion of the highest of controlling the multiplexer is generated before or in the priority encoding(HAPE) logic of claim 2, wherein the signal 6. A content address able memory(CAM) and hit ahead

S

priority local address is generated. 7. A content addressable memory (CAM) and hit ahead priority encoding (HAPE) logic, comprising:

a group of blocks which are arranged in columns and rows, high the block or a block miss signal when all the CAM match CAM match signal that is a high logic level "one" within to generate a block hit signal when there is at least one each CAM match signal or input signal being either a higher priority or from higher priority to lower priority, signals or input signals arranged from lower priority to nals which are the input signals of priority encoding logic, each block having a same priority encoding logic of CAM match signals within the block, the CAM match signals are a low logic level high logic level "one which is called hit or a low logic level "zero" which is called miss, each block configured each block having an equal number of CAM match sig-"zero " within the block and ŝ 8 S

00

2 2 a block binary address signal corresponding to the CAM match signals of highest priority within the block; priority encoding logic of block hit or miss signals of each priority encoding logic of column hit or miss signals of a group column binary address corresponding to the CAM only column miss signals within the group column and a within the group column or a miss signal when there are group column, the group column configured to generate a hit signal when there is at least one column hit signal column binary address corresponding to the CAM hit signal when there is at least one block hit signal match signals of highest priority within the column; and are only within the column or a column miss signal when there column, each column configured to generate a column block miss signals within the column and

8. The content addressable memory (CAM) and hit ahead priority encoding (HAPE) logic of claim 7, further comprisumn.

match signals of highest priority within the group col-

- ing: a block multiplexer configured to select a binary address address, column as a less significant portion of the column binary from the block having the highest priority hit within the
- the priority encoding logic of block hit signals being con-figured to generate a block multiplexer control signal for selecting the block having the highest priority hit within the column; and
- 9 binary address encoding logic of block hit signals con figured to generate a more significant portion of column binary address. ine

ы

block comprises: priority encoding (HAPE) logic of claim 7, wherein each 9. The content addressable memory (CAM) and hit ahead

- ۵ fo dnoug as well as hit or miss generating logic configured to generate a sub-block hit or miss signal, the sub-block hit or miss signal being generated independently before the encoding and binary address encoding logic configured sub-block binary address; to generate a sub-block highest priority binary address number of input signals, each sub-block having priority 'sub-blocks, each sub-block having an equal
- ۵ block hit or miss generating logic configured to generate a block hit or miss signal, the block hit or miss signal being generated independently before the block binary
- 2 address is generated; sub-block multiplexe address; and block as a less significant portion of the block binary address from a highest priority sub-block within multiplexer configured to select a binary the
- ۵ priority encoding logic of each sub-block hit signals configured to generate a control signal of the sub-block
- multiplexer; and a binary address encoding logic of the sub-block hit signals block binary address. configured to generate a more significant portion of the

multiplexer have logic circuitry of the same structure. priority encoding (HAPE) logic of claim 9, wherein the pri-ority encoding logic, the address encoding logic, and the 10. The content addressable memory (CAM) and hit aheaa

priority encoding (HAPE) logic of claim 8, wherein a signal for controlling the multiplexer is generated before or at the priority encoding (HAPE) logic of claim 10, wherein the hit encoding logic, and the multiplexer have dynamic NOR logic generating logic, the priority encoding logic, 12. The content addressable memory (CAM) and hit ahead 11. The content addressable memory (CAM) and hit ahead multiplexer is generated before or the address

6

prising: priority local address is generated. same time that the less significant portion of the highest 13. A content addressable memory (CAM) system, com-

one 8 segments, at least one of the circuit segments configured inputs received by the at least one of the circuit segments whether at least one of a plurality of circuit segment or more columns comprising a plurality of circuit generate a fust circuit segment output based on

R or more of a plurality of second input signals. in response to a first input signal, and to subsequently change the node to a fourth logic level in response to one generate first address information based on a selected corresponds to a first logic level, to a second logic level, to set a node to a third logic level one of the first circuit segment outputs that corresponds least one of the one or more columns configured to IJ 10

segment output represents circuit segment hit information. 14. The CAM system of claim 13, wherein the first circuit

information. of the plurality of circuit segment inputs represents match 15. The CAM system of claim 13, wherein the at least one

20

ond logic level the first circuit segment outputs that corresponds to the secof the first circuit segment outputs is a highest priority one of 16. The CAM system of claim 13, wherein the selected one 2

17. The CAM system of claim 13, wherein:

rality of columns and a plurality of rows. 18. The CAM system of claim 13, wherein: the one or more columns are a plurality of columns, and the plurality of circuit segments are arranged in the plu-

30

the one or more columns are a group of columns;

each column in the group configured to generate a column least one of the circuit segments; output based on the first circuit segment output of the at . and ŝ

the group configured to generate second address informacorresponds to a fifth logic leve tion based on a selected one of the column outputs that

19. The CAM system of claim 13, wherein: the at least one of the one or more columns is configured to pre-charge the node in response to the first input signal; ana \$

the at least one of the one or more columns is configured to subsequently discharge the node in response to the one 45

or more of the plurality of second input signals. 20. The CAM system of claim 13, wherein the first input signal is configurable independently of the one or more of the plurality of second input signals.

level and the second logic level are the same logic level. 22. The CAM system of claim 13, wherein the one or more 21. The CAM system of claim 13, wherein the first logic 20

columns comprise: a first logic circuit configured to generate a first logic circuit output based on the selected one of the first circuit segment outputs that corresponds to the second logic SS

second logic circuit configured to generate a second logic circuit output based on whether the first circuit segment level

third logic circuit configured to generate the first address segment outputs level information based on the selected one of the first circuit output corresponds to the second logic level; and that corresponds to the second logic 8

first logic circuit, the second logic circuit, and the third logic circuit is configured to set the node to the third logic level in response to 23. The CAM system of claim 22, wherein at least one of the the first input signal, and to subsequently change ŝ

10

more of the plurality of second input signals. the node to the fourth logic level in response to the one 9

24. The CAM system of claim 22, wherein:

the at least one of the circuit segments is configured to second address information; and generate a second circuit segment output representing

Ś

the one or more columns further comprise:

a fourth logic circuit configured to select one of the second circuit segment outputs as a less significant

portion of the first address information; and a fifth logic circuit configured to generate a more significant portion of the first address information.

fourth logic circuit and the fifth logic circuit is configured to second input signals. logic level in response to the one or more of the plurality of signal, and to subsequently change the node to the fourth set the node to the third logic level in response to the first input 25. The CAM system of claim 24, wherein at least one of the

claim 24, wherein the one or more columns are each configoutput is generated. before or at the same time when the second circuit segment ured to generate a control input for the third logic circuit 26. The content addressable memory (CAM) system of

claim 22, wherein: 27. The content addressable memory (CAM) system of

the plurality of circuit segment inputs is divided into a plurality of subsets of the circuit segment inputs; and

the first logic circuit comprises: a plurality of fourth logic circuits each configured to generate a fourth logic circuit output level; and circuit segment inputs corresponds to the first logic whether at least one of a corresponding subset of the based 20

a fifth logic circuit configured to generate the first circuit segment output based on whether at least one of the logic level. fourth logic circuit outputs corresponds to the first

28. The CAM system of claim 27, wherein:

at least one of the fourth logic circuit and the fifth logic circuit is configured to set the node to the third logic level in response to the first input signal, and to subsequently ana the one or more of the plurality of second input signals; change the node to the fourth logic level in response to

the fourth logic circuit output is an input to the fifth logic circuit.

prising: 29. A content addressable memory (CAM) system, com-

a circuit segment configured to generate a circuit segment circuit segment inputs received by the circuit segment output based on whether at least one of a plurality of

corresponds to a first logic level, the circuit segment configured to set a node to a second quently change the node to a third logic level in response logic level in response to an input signal, and to subseto the plurality of circuit segment inputs,

the circuit segment output corresponding to said third logic level

plurality of circuit segment inputs corresponds to a match line 30. The CAM system of claim 29, wherein at least one of the

output. 31. The CAM system of claim 29, wherein the circuit seg-

plurality of circuit segment inputs represents match informa ment output represents circuit segment hit information. 32. The CAM system of claim 29, wherein at least one of the

tion.

#### 11

33. The CAM system of claim 29, wherein: the circuit segment is configured to pre-charge the node in response to the input signal; and the circuit segment is configured to subsequently discharge the node in response to the plurality of circuit segment

Ś

inputs. 34. The CAM system of claim 29, wherein the input signal is configurable independently of the plurality of circuit seg-ment inputs. 35. The CAM system of claim 29, wherein the first logic 10 level and the third logic level are the same logic level. 36. The CAM system of claim 29, wherein the circuit seg-ment is a first circuit segment, and further comprising a second circuit segment configured to generate address infor-mation based on the circuit segment output.

\*

\*

\*

.

# Exhibit X1

# Plaintiff's infringement analysis prior to file complaint


US patent RE45259. embedded RRAM IP offering to sell, TetraMem's RRAM has read the claim 29 of developed the multi-level resistance state resistor storage element and designed Based on the information in Exhibit 1 and public information TetraMem has


showed me their test chip manufactured and the measurement result. the use of ADC (analog to digital circuit design) to read the multi-level resistance their multi-state resistance value resistor storage element has the best quality and ADC and memory read circuit design capability, they have designed. the test chip value of the resistor. The CEO of TetraMem told me that TetraMem has very good with their multi-level resistance value resistor and ADC. The CEO of TetraMem linearity. The CEO of TetraMem introduced to me their RRAM circuit design and value resistor storage is not something new, the CEO of TetraMem told me that with multi-state resistance value resistor storage element. Multi-state resistance In the year of 2000 the CEO of TetraMem introduced their RRAM (ReRAM)

three resistance value in the multi-state-value resistor of TetraMem in Exhibit 2. transfer diagram curve when applying current and voltage to the resistor. Figure resistance random accessible memory (RRAM). Figure 1(b) is the resistance state be used to record and store the data and information. This is the basic principle of the resistor to conduct with different resistance values. the value of the resistor can electrodes, some special isolate material and some special metal electrode can make 1(c) is the two resistance value of the two state-value resistor. Figure 1(d) is the the structure of the resistor, it is an isolator material sandwiched with two metal with the different states of the resistor to store the binary data. Figure 1(a) shows The following Figure1 is the basic of RRAM (ReRAM) which is an memory

Figure 2 is the array of resistance memory schematic (RRAM)

resistance value of resistor storage element in TrtraRam Figure 3 shows the major part of read circuit of RRAM with multi-state






the two level Resistor

the multi-level Resistor of TetraMem in Exhibit 2

element used in the RRAM (ReRAM)

co



reading and writing of the data stored in the resistors. source line to read and write the data stored in the resistors, N row word line to enable

..

.

:

WL 16j

BL 16*j* + *k* WL 16*j* + *k*  BL 16j




Figure 3 The read circuit of RRAM of TetraMem

2, it was turned with 90 degree. The left side of the dot line is the reading circuit Figure 3 is the circuit of reading one column in the RRAM( ReRAM ) in Figure

resistors an ADC ( analog signal to digital signal converter) is used. line. But for the TetraMem's RRAM (ReRAM) using multi-level resistance of two level resistance usually use an amplifier on the right side of the vertical dot of the RRAM(ReRAM) used in the available RRAM. For RRAM of resistors with

When starting reading,

transistor, R0, and two current source I. controlled by "Ren" signal is On, the node Vx is set to voltage V0 through the N Step 1: Switch read enable signal "Ren" signal to V-read, the N transistor

element controlled by WL0, each bit voltage of ADC's output reflects the value of V2, resistance of resistor storage element, the voltage of Vx will change to one of V1, connected to the transistor controlled by WLO, in the RRAM having multi-level transistor of WL0 is ON and transistor of Ren is OFF: in the RRAM with two Vx which corresponds to the information of the resistance value being read. V1 or V2 which corresponds to the resistance state of the resistor storage element level resistance of the resistor storage element, the voltage of Vx will change to low voltage to high voltage and switch Ren from high voltage to low voltage, the Step2 V3 ..... which corresponds to the resistance state of the resistor storage If read the data controlled by WL0, simultaneously switch WL0 from

RRAM of TetraMem " of Figure 1. Claim chart of Claim 29 of US Patent RE45259 read "The read circuit of

This claim section read the schematic in Figure 3 because the generating output of the read circuit is	
vx will change to one of v1, v2, v3 which corresponds to the resistance state of the resistor storage element controlled by WL0, each bit voltage of ADC's output reflects the value of Vx which corresponds to the information of the resistance value being read.	
voltage and switch Ren from high voltage to low voltage, the transistor of WL0 is ON and transistor of Ren is OFF: in the RRAM having multi-level resistance of resistor storage element, the voltage of	circuit segment corresponds to a first logic level,
Step 1: Switch read enable signal "Ren" signal to V-read, the N transistor controlled by "Ren" signal is On, the <b>node Vx is set to voltage V</b> <sup>0</sup> through the N transistor, R0, and two current source I. Step2 If read the data controlled by WL0, simultaneously switch WL0 from low voltage to high	circuit segment output based on whether at least one of a plurality of circuit segment inputs received by the
The read operation of RRAM of TetraMem in Figure 3 is explained in page 5, cited as follows:	comprising: (1) a circuit segment configured to generate a
This is preamble	A content addressable memory (CAM) system,
This claim 29 reads on schematic of "the read circuit of RRAM of TetraMem" in FIG.3	Claim 29 <i>of</i> US patent RE45259
Accused device: RRAM IP which TetraMem has been developing and offering to sell. RRAM IP which TetraMem have the read circuit shown in Figure 3	claim

lity in de	the resistance value being read.	
lity in de	value of Vx which corresponds to the information of	third logic level.
nent a node evel in o a urality	state of the resistor storage element controlled by	corresponding to said
nent node evel in o a urality	V2, V3 which corresponds to the resistance	segment output
nent node evel in o a urality	element, the voltage of Vx will change to one of V1,	inputs, the circuit
nent node evel in o a ut urality	ON and transistor of Ken is OFF: in the KKAM having multi-level resistance of resistor storage	of circuit segment
H OC II H OC II	high voltage to low voltage, the transistor of WL0 is	response to the pitramty
ji ode nt in	low voltage to high voltage and switch Ren from	
L od nt H de t	Ren, subsequently simultaneously switch WL0 from	third logic level in
uit segment to set a node logic level in an input quently	after (in step 1) node $V_x$ was set to voltage $V_0$ by	change the node to a
uit segment to set a node logic level in an input	(3) This section claim read step 2.	(3) to subsequently
uit segment to set a node logic level in an input	input voltage of Ken.	
uit segment to set a node logic level in an input	THE TO STATES OF TIONS AN IS SEE DESCRIPTION	
uit segment to set a node logic level in an input	Figure 3 voltage of node Vy is set based on the	
uit segment to set a node logic level in an input	This section claim read the RRAM of TetraMem in	
uit segment to set a node logic level in an input	N transistor, R0, and two current source I.	
J in	is On, the node Vx is set to voltage V <sub>0</sub> through the	signal, and
	V-read, the N transistor controlled by "Ren" signal	response to an input
	Step 1: Switch read enable signal "Ren" signal to	to a second logic level in
	Figure 3 is explained in page 5, cited as follows:	configured to set a node
its voltage level from low to high and switch on the controlled transistor and read the connected ( controlled) resistance and generate the output voltage.		(2) the circuit segment
its voltage level from low to high and switch on the controlled transistor and read the connected ( controlled) resistance and generate the output	voltage.	
its voltage level from low to high and switch on the controlled transistor and read the connected	( controlled) resistance and generate the output	
its voltage level from low to high and switch on the	controlled transistor and read the connected	
based off at reast offe of WILD, WILL,, WILH CHARDE	its voltage level from low to high and switch on the	
hased on at least one of WTO WT 1 WT m change	based on at least one of WL0, WL1,, WLm change	

### Exhibit 1

TetraMem prior to complaint as well as the information of Plaintiff's knowledge and effort to discussion

ADC and memory read circuit design capability, they have designed. the test chip value of the resistor. linearity. The CEO of TetraMem introduced to me their RRAM circuit design and suitable to be used in the AI or in memory computing. Multi-state resistance value showed me their test chip manufactured and the measurement result with their multi-level resistance value resistor and ADC. The CEO of TetraMem the use of ADC (analog to digital circuit design) to read the multi-level resistance multi-state resistance value resistor storage element has the best quality and resistor storage is not something new, the CEO of TetraMem told me that their "state 1" through applying different voltage and current on it, which is more Ge, multi-resistance levels storing multi-states data rather than only "state 0" and resistance level of storage resistor, one level is at low resistance storing "state 1" Market , The storage resistor used in the TetraMem's RMAM can be programed to and the other level is at high resistance storing "state 0", used in the RRAM in the patented RRAM technology which TetraMem used. Comparing with the two the CEO of TetraMem, Inc. at TetraMem's office. Around February 1,2020, I was referred by some one to meet Dr. Glenn (Ning) The CEO of TetraMem told me that TetraMem has very good Dr. Glenn Ge explained the

of storage resistor competitive value of his company as a start-up is its patented multi-level resistance designers and design capability. resistor memory company, his company is also a chip company with circuit and logic Dr. Ge said that his company has more value because his company is not only a I said to Dr. Glenn Ge that the unique

5 Glenn (Ning) Ge, the CEO of TetraRam On September 9, 2023 I sent the following message through LinkedIn network



# LinkedIn Member 2nd

Paul Huang • 9;44 PM Hi Dr. Ge,

How are you. I am writing to you to notify that I found that your company product RERAM read the claim 29 of US patent No. RE45259 which is attached here. The detail analysis would be provided upon you intend to resolve the disputes out of the Court. looking forward to hearing from you. my email address is : paulhuang03@outlook.com Best Regards Paul Huang RE45259.pdf



SEP 10

LinkedIn Member • 10:25 PM

I don't know why you bring up this, but 1) We even don't have a production yet; 2) Our technology is not related to your claim, esp. claim 29 of CAM

message through LinkedIn network On September 10, Glenn(Ning) Ge CEO of TetraRam replied me the above

and can only view him as LinkedLn Member In the same time he dragged me into black name list and I can not see his name

On September 21, 2023 I called Ning Ge, he did not answer my call.

person and chat. Thank You. Paul". He did not reply. On September 21, I sent Ning Ge a text message: "Hi Dr.Ge, May we meet in

On October 11,2023 I sent Mr. Ning (Glen) Ge a text message in Chinese :

special place and moment. this to you with very good wishes. Maybe "sesame open the door" is valuable at design etc. can be purchased or developed through hiring regular engineers." I said developed, the other stuff such as phase lock loop and analog to digital converter most value technology of your company is the technology of resistor your company Hi Dr, Ge, Three years ago We met each other, at that time I said to you:" the

Dr. Ge still did not reply my request.


and joint development offering. The following content is the public release on the RRAM information, offering

### Analog In-Memory Computing Development of Groundbreaking AI Accelerator Chips with TetraMem and Synopsys Collaborate to Accelerate

~Dr. Glenn (Ning) Ge, CEO & Cofounder, TetraMem Inc. infrastructure resources, we can tape out quickly and efficiently." sites. Synopsys Cloud has played a pivotal role in helping us accomplish our mission by reliable, robust, and flexible engineering tools and collaboration across global working 5 With scalable access to EDA software, pre-configured end-to-end flows, and providing seamless access to a highly secure and complete SoC design environment. new possibilities for AI everywhere. Designing for a radically different system requires human brain, changes the paradigm of how AI computations are performed, launching TetraMem's analog-RRAM-based in-memory computing technology, inspired by the

:

success-story.pdf https://www.synopsys.com/content/dam/synopsys/cloud/success-story/tetramem-Read the full Success Story at



" TetraMem's analog-RRAM-based in-memory computing technology, inspired by quickly and efficiently." pre-configured end-to-end flows, and infrastructure resources, we can tape out complete SoC design environment. With scalable access to EDA software, us accomplish our mission by providing seamless access to a highly secure and across global working sites. Synopsys Cloud has played a pivotal role in helping system requires reliable, robust, and flexible engineering tools and collaboration the human brain, changes the paradigm of how AI computations are performed, launching new possibilities for AI everywhere. Designing for a radically different

~Dr. Glenn (Ning) Ge, CEO & Cofounder, TetraMem Inc.

TetraMem

#### Business

tanging from proprietory computing memory devices to nove computing and electures liteam invite at t<mark>etramem.com</mark> and follow featured in the March 30, 2003 edition of Nature. Our team brings together complett entary skill sets and technological know how bridensty muthexe. ARAM taria computing memoratori hased acceletation is commencial foundries. memory computing (MC) technology for efficient Arispotications. Tetra Marrillo the world's only company to produce a high TetraMem too a USbased company founded in Silicon Valley in 2018 is posed to deliver the industry's most disruptive us us on LinkedIn The technicity was

#### Challenges

- Having a global team scread acrocy continents requires a seamleds, unded mixed signal SoC design environment for efficient collationation
- CAO setup. flows and on-demand coalable and elastic (Treseurces are needed
- The All accelerator's complex design records smooth integration and ventication of analog in memory computing and the dig tal RISUV processor with orbical time to market targets

### Exhibit **@**

### TetraMem about TetraMem The public information claimed by and its products



### Dr. Glenn NingGe, CEO

widely embracing these innovations, but not without their share of challenges. cities, and cybersecurity industries Healthcare, autonomous vehicles, smart bringing revolutions to various industries the AI computing hardware realm Recent breakthroughs in data algorithms have ignited transformat tation in and are

processing and memory unit leads to As Dr. Glenn Ning Ge, CEO of TetraMem says, "Relying on traditional computing methodologies involving separate applications, which can result in reduced iggravated by the surge in data-cent applications significant time and energy moving data ron Neumann bottlenecks and memory ralls, where the system spends ethodologies putation capabilities." the matrix-based This issue involving deep-learning is further separate

field.

Suida

≥ networks, require massive Wer models, particularly for vector-matrix deep multiplication neural

applications. Now, the

IMC using TetraMem's hardware SDK software, giving them development and research of analog Academic and industry partners and researchers are exploring the earlystage transform how Al models are used customers to test its capabilities, the chipset is a gateway for numerous opportunity to delve into this em groundbreaking TetraMem® MX100 SoC (system times Currently delivered as chipset consumes edge devices. Given its architecture, the in-memory computing chip is designed to accelerate AI algorithms, particularly for analog in-memory computing chip, IP and customizable design solutions, and its TetraMem ingrains all these features into chip), an evaluation kit designed software toolkit and support. This analog suite of solutions, comprising and provides faster processing giving innovations significantly them the less that the for 3 75 8

of Business

ecosystem when we have a chance to re-design the new AI computing system, from materials and devices to algorithms and with emerging devices" consider the entire Al computing hardware—it's a six-dimension co-design and co-optimization," says Dr. Ge. "We "Our platform isn't just about the erging computing paradigm meets software, ensuring optimized ince across the board where the 타

> master's degrees including a MBA from The University of Michigan Ross School Dr. Ge himself holds a PhD and three innovation and excellence ensures that it does not just meet, but exceeds client A comprehensive solutions, and a client centric approach sets TetraMem apart and partner expectations. For instance. The blend of unway aring commit deep expe nent

innovation, guaranteeing we're laurels is not an option. We encourage a culture of continuous learning and 'The tech landscape is fast ahead of the curve," says Dr. Ge. everevolving, and resting on always one's and

processing and memory unit leads to von Neumann traditional computing methodologies memory walls, where for the matrix-based significant time and energy moving data the system spends involving separate bottlenecks and deep-learning

### Share this Article N Post Share O Share

#### Company TetraMem

Management Dr. Glenn NingGe, CEO

Description TetaMem is a pioneer in analog memristor technology and in-memory computing that addresses the challenges of AI processing in power-constrained environments with its in-memory computing technology for edge applications. This groundbreaking applications This groundbreaking technology eliminates weight-data movement, substantially improving the energy efficiency and performance of AI and ML workloads.



data centers, challenge to further miniaturization and quantum effects pose a serious technology node limits also calls for huge power con exponential rise in computing need afficiently dissipating heat is challenging eads to excessive heat generation, and Simultaneously, intensive computati isting woes where physical limitations punto compact devices without active cial toll on most systems. putting a significant operation Scalability businesses mption at add to Ŧ

Is converte the memory wal, we've evented a patient mail, empowering Tetrahters to overview the last Reservers botheresk.

#### Part of the issue lies in hardwar

hat work harm systems, and hardware architectures software co-optimization, which is ofter vith developing compilers, idered by the hardships associated iously. runtin

applications to make a real difference developing an environment for Al lgorithm design," says Dr. Ge anufacturing, system architecture, and ddressing these challenges fundamental new material science jes on the combination of innovation rging devices, semiconductor an

That's where TetraMem emerges as

> diverse range of applications, including high-throughput, low-power-consumption devices for eyeball tracking, face real-time monitoring can benefit from the harnessed to accelerate AI algorithms crucial for real-time data processing in medical applications. Rapid analysis of computational efficiency and energy patient data, medical images, or even firm's offerings in AIMC can also be detection, and motion detection. The integration of IMC technology into requirements. This supports seamless different applications have also offers standard IP solutions tailored of applications using IMC technology. It software development kit TetraMem Instinct<sup>TM</sup> software, which facilitates the TetraMem's complemented by its comprehensive vings offered by TetraMem's solutions. amless development and deploymen specific needs, recognizing that haro solutions an varying

humanity We believe that technology must serve humanity. Our goal is not just to enhance machines but to uplift

computing after decades of von Neumann and transistor resonances." 'This is 'The Transistor Moment' for Al says Dr. Ge.

Strategic Partnership I Accelerator Chip to Build Al

#### new memory is the computer. 9

also a priority for TetraMem real-world efficiency and applicability tech analysts, and industry leaders, demands and emerging trends. Thro and a direct response to real-world solutions are technologically approach, the team ensures that its with a crossfunctional collat the challenges businesses face. Couple actively seeks feedback to underst regular interactions with pote allenges. Rigorous testing to assess its ability to be attuned to market iges real-time market needs and Incentricity and continuous innov testament to TetraMem advanced that che 75

The team focuses on agile ergy-efficient. odel updates, all with a commitm vironmental concerns and operation stainability. Its IMC solutions are ious development, and regular addres principles

data processing

TetraMem Management Dr. Glenn NingGe. CEO

Description TetraMem is a pioneer in analog memristor technology and in-memory computing that addresses the challenges of AI processing in-memory computing technology for edge applications. This groundbreaking technology ediminates weight-data movement substantially improving the energy efficiency and performance of AI and ML workloads



based neural processing unit (NPU) that ocelerating Al he human brain's efficiency and uses eam has developed the first-of-its-kind purpose-built solution. It is inspired by who holds a PhD and three master's uses analog in-memory computing lechnology. Under the leadership of Ge. delivers an efficient crossbar and emerging me semiconductor design. Al applications energy efficiency and perfor atent filings globally to his role, egrees and brings 20 years of industry thitectural shift promises unparalleled ectly within the physical memory unit mory devices to perform compu eral order-of-magnitude impro power of emerging nonvolatile tience and approxim mary technologies, it algorithms. ately array men 800 ₽

I-time processing is paran pecially in edge applications where



nnovation

Case 5:24-cv-07181-VKD Document 1 Filed 10/15/24 Page 43 of 66

offers scalability and energy efficiency TetraMem's groundbreaking technology

chip to allow data fetching directly from network models are pre-loaded onto the The technology also enables hroughput than traditional architectures processing. Coupled with weight-data movement and elevates the performance of AI or ML workloads. based computation ability eliminates of other technical innovations like ADC 300 TOPS/W at more advanced nodes and 22 nm, and the team expects to gain technologies. The TetraMem's NPU delivers 20–100 TOPS/W at INT8 using nemory devices, where the neural vith crossbar sizes scaling up and some nature technology nodes, like 65 nm beyond any market-leading analog ation. The solution's memory-# guarantees weighing massive parallel higher

> the Extension (ACE) enables the best RISC-V Vector CPU with TetraMem's IMC architecture through Andes Custom Law constraints. computing approaches surpasses all limitations of traditional fast, energy-efficient Al inference that strengths of both companies, resulti performance. The fusion of Andes' high-perfor processor cores, allows for delivery of a fast, highly efficient AI inference chip high-efficiency. low-power validate the technology's potential for large-scale commercial deployments alliances with major semiconducto companies, TetraMem is positioned to with Andes Technology, a supplier For instance. Backed by industry leaders and solid memory wall and end of Moore's its strategic partners This amplifies and transce RISC-V 7



impact on thermal budgets. edge devices and impose a near-zero will significantly extend the battery life powerful chip that improves ene efficiency by at least an order ignitude Optimizing computations and minating the transfer of weight data energy 9 9

TetraMem is also venturing to enhance

can be scaled down to 2 nm and below. easy to 22 nm to 7 nm and beyond, making it mission by designing AI accelerator chips with versatility and scalability from its technology's potential for flexibility and scalability. It stays true to this solutions carving a roadmap to demonstrated that its compute me across multiple industries. The team has powered products integrate into numerous and applications many future-proof N

of Al Envisioning a Human- Centered World

Þ enable the firm to constantly push the teeming with innovators. Their extensive of the curve in today's tech lands to drive advancent excellence, giving it a competitive spirit specialists is at the heart of TetraMem's envelope to ensure that its technology emains at the forefront team of engineers and domain and rigorous R&D pro aents and stay ahead ape

sensors,

without



AI that acts and feels more human Ge into machines and robots," says Ning Therefore, we strive to infuse humanity are core values we hold dear, and this intelligence. Empathy and compassion but to uplift humanity through emotio humanity. Our goal is not just to enh machines by adding artificial intellig "Our technology enables a world of to machines and robots examinates weight-data movement substantially improving the energy efficiency and performance of Al and ML workloads Description TetraMem is a pioneer in analog memristor technology and in-memory computing that addresses the challenges of AI processing in power-constrained environments with its in-memory computing technology for edge applications This groundteaking technology eliminates weight-data

Stepping into the Future of Efficient Al Models

firm is building more efficient processors for CPUs and GPUs, capable of running 50-watt power consumption GPU running at 500 watts with less than deliver cuttingedge technologies that operate 10 times more efficiently than a power consumption. AR, VR, and data centers with less strategies. Continuing its streak to steer ahead of technological innovations, the power-conscious in a landscape that demands highly 10 the upcoming era of Al computing spanning the edge and cloud. comes The horizon is lumine energy efficiency and power constraints into focus. Its IMC techn address the pressing challenges us for TetraMem The goal is to computational plogy is poised 9

Came-Changing Tech Tor Al Computing

TetraMem envisions unveiling the Al

Review TetraMem -1) to state

narrative around green AI. friendly Al solutions, entities to co-develop environmentally numerous tech leaders and research 2024. The firm is also joining hands with new 22-nm TetraMem MX series chip available to the public by the end of accelerator chip and making engineering samples and downsamples and development kits for the shaping the

crafted with the future in mind, ensuring that its partners are always ahead in the advancements. All of its solutions are the next wave than just a silicon chip vendor. It is a partner for companies looking to harness It's safe to say that TetraMem is more rapidly evolving technological landscape of computing







## TetraMem Delivers RISC-V AI Accelerator Tape-Out in Record Time on Synopsys Cloud

Anuj Pant

Mar 27, 2024 / 3 min read

### **Fable of Contents**

Faster Time to Results Flexible Licensing and

applications, TetraMem is the only company producing a high-bit-density, multi-level RRAM (otherwise keeping its power consumption in check. With its in-memory computing (IMC) technology for efficient AI addressing one of its most vexing challenges: the need to deliver massive compute processing while

Founded in Silicon Valley in 2018, TetraMem is ready to change the landscape for AI computing by

known as a computing memristor) accelerator in commercial foundries.

Deployment

#### × in 🕄

design from end to end, with advantages including end-to-end license management automation, robust security, and spot instances for high-memory EDA workloads Providing cloud-native EDA tools and pre-optimized hardware platforms, Synopsys Cloud supports chip resources. The company found its answer in cloud-based EDA solutions, namely through Synopsys Cloud collaborate to develop its hardware solutions, as well as scalable and flexible design and verification Comprised of a global team spread across different continents, TetraMem needed an efficient way to

Glenn (Ning) Ge, CEO and co-founder of TetraMem. "Designing for a radically different system requires the paradigm of how AI computations are performed, launching new possibilities for AI everywhere," said Dr. reliable, robust, and flexible engineering tools and collaboration across global working sites." "TetraMem's analog RRAM-based in-memory computing technology, inspired by the human brain, changes

Table of Contents

Faster Time to Results

Flexible Licensing and Deployment

#### X in O

"Synopsys Cloud has played a pivotal role in helping us accomplish our mission by providing seamless access to a highly secure and complete SoC design environment. With scalable access to EDA software, pre-configured end-toend flows, and infrastructure resources, we can tape out quickly and efficiently."

Dr. Glenn (Ning) Ge, CEO and Co-Founder, TetraMem |

## Faster Time to Results and Elastic Compute Resources

on-demand access to these resources would be advantageous. Aggressive time-to-market targets also analog in-memory computing technology and its digital RISC-V processor. Since project demands on EDA weighed on the team. resources can fluctuate depending on the design stage, the team recognized that having scalable, elastic The TetraMem team knew they needed smooth integration and verification of its complex AI accelerator's

Synopsys Cloud proved to be the answer to all these challenges, enabling TetraMem to experience:

- A jump start on hardware development through a pre-configured, end-to-end analog design flow
- An intuitive, user-friendly browser-based platform for chip design Faster time to results through on-demand, pay-per-use access to unlimited EDA resources without
- licensing constraints

.

use cloud credits. Synopsys Cloud can be deployed through Bring-Your-Own-Cloud (BYOC) or Software-as-asubscription license (CSL) option is term-based and requires upfront payment. Both PPU and CSL options option is a usage-based licensing approach offering by-the-minute pricing for EDA tools, while a cloud Service (SaaS) models

## Read other Synopsys Cloud customer success stories here.

Instant availability of scalable and advanced compute and storage resources

flow, which significantly reduced the engineering hours spent on those compute-intensive tasks. The ease of cloud enabled us to start the design, verification, and backend flow very quickly. The flexibility of using as days," said Wenbo Yin, VP of IC Design at TetraMem. "The vast selection of EDA tools and IP available on the global access provided a single environment for our global R&D team with seamless access." many licenses as we needed enabled us to obtain fast turnarounds on simulation, verification, and backend "We were able to achieve a very fast infrastructure setup on the Synopsys Cloud EDA environment within

Cloud, we are able to access a complete, pre-configured design flow that enables our global R&D teams to iterative and flexible design process in order to meet performance objectives with quality. With Synopsys accelerator chip, built around a RISC-V architecture and powered by our novel analog in-memory computing design for a first-of-its-kind technology." collaborate efficiently. This improved productivity for our entire team, and helped us architect a robust technology. Developing and integrating these elements requires a well-engineered platform to support an Notes David George, TetraMem's head of global operations: "We are creating the world's most efficient Al

future SoC designs is the right choice. We trust that using Synopsys Cloud and collaborating with Synopsys for the development of our current and to help us become familiar with the platform. Any EDA tool upgrades or new tool purchases company's director of SoC design. "The Synopsys sales, technical support, and R&D teams worked together members up to speed to meet our product specifications and time-to-market goals," said Charles Wei, the Synopsys' worldwide support team. "One of our challenges from the start was bringing global team In addition to the technologies available through Synopsys Cloud, the TetraMem team also tapped into immediately without worrying about CAD installation, global environment setup, version compatibility, etc. are delivered


## Flexible Licensing and Deployment Options

Synopsys Cloud features a FlexEDA business model with two licensing options. The pay-per-use (PPU)

### executing calculations with arbitrary precision. a paper that shows its form of analog computing is capable of analog-in-ReRAM compute processor architecture, has published TetraMem Inc. (Fremont, Calif.), a startup that is developing

artificial neural networks. reduce the power consumption of machine learning when based on electronic devices that can be readily formed in arrays offers scope to The ability to perform high-precision multiplication within single

compute AI accelerator SoC. That SoC is apparently called Cullinan. TetraMem has worked with Synopsys to develop an analog-in-memory precision for analog computing in Science follows on from the news that The publishing of Programming memristor arrays with arbitrarily high



-

SoC and B) diagram of one of ten identical computing cores. Source: Layout of analog in-memory computing accelerator SoC with A) whole Supplementary materials to TetraMem's Science paper.

which was reported in Nature in April 2023 (see Single memristor provides 11-bit memory device). computing can support calculations with arbitrary precision. This plays to TetraMem's fundamental device a metal-oxide based cross-point switch, The article provides a technical underpinning to the premise that analog

.



diameter via above the CMOS peripheral circuitry. separate continuous layers. The device was fabricated in a 240-nm being laid down they appear to form a mixed layer rather than two bottom electrode. Each of the bilayers is less than 1nm thick so that after sandwiched between a tantalum/titanium top electrode and a platinum The device is made of a mixture of Al3O2, above a layer of HfO2

the monoclinic phase without oxygen vacancies, respectively. to the orthorhombic phase with a high number of oxygen vacancies and the conductive and insulating phases of the metal-oxide material relate and that can be at varying levels of strength. The authors propose that Conductive channels are formed in the material by applying a set voltage


operations for TetraMem, at the time of the Synopsys announcement. memory computing technology," said David George, head of global around a RISC-V architecture and powered by our novel analog in-"We are creating the world's most efficient AI accelerator chip, built

and Computer Engineering at the University of Southern California, number of test chips in silicon by mid-2022 and at that time expected to Professor Qiangfei Xia of the University of Massachusetts, Miao Hu TetraMem was co-founded in 2018 by Joshua Yang, Professor of Electrical CTO), and Glenn Ge (CEO). The company had already produced a

of 2023 see mass production of chips including its technology by about the end

### Related links and articles:

https://www.science.org/doi/10.1126/science.adi9405 The article in *Science* can be accessd here:



37 1

中前

Board Chief Advisor

### Exhibit 2

## nature magazine one picture was cited by Exhibit X1 The RRAM of TetraMem was published on the

https://www.nature.com/articles/s41586-023-05759-5.epdf?sharing\_token=

### memristors integrated on CMOS Article Thousands of conductance levels 5

Ye Zhuo", Fatemeh Kia Rivu Midya", Fat Ye', H Qiangfei Xia'', Ning Ge Neural networks base throughput and energy scratch is costly in ter do it individually on b A practical approach cloud training and phroach cloud training and phroach afterwards or during network applications, afterworks <sup>21-28</sup> . This re- mentristive device, nu in factories. Analog n applications, such as computing <sup>21,200</sup> . Her in fully integrated chi on complementary m foundry. We have ide number of conductan electrical operation for various application for various application for various application for various application for various application for various application fical range of the device iple, achieve an infinite fluctuation commonly its the number of distin- fic conductance range. antially suppressed, as antially suppressed, as	https://doi.org/10.1038/s41586-023-05759-5	Mingyi Rao <sup>12,5</sup> , Hao Tang <sup>2,5</sup> , Jiangbin Wu <sup>4,5</sup> , Wenhao Song <sup>4,5</sup> , Max Zhang', Wenbo Yin',
tion of tata de le recentration de la seconda de la second	Received: 7 August 2022	Ye Zhuo <sup>4</sup> , Fatemeh Klani <sup>2</sup> , Benjamin Chen <sup>2</sup> , Xiangqi Jiang', Hefei Liu <sup>4</sup> , Hung-Yu Chen <sup>4</sup> ,
n a base of the second se	Accepted: 25 January 2023	Qiangfei Xia <sup>12</sup> , Ning Ge <sup>1</sup> , Ju Li <sup>2</sup> & J. Joshua Yang <sup>12,421</sup>
tion of the second	Published online: 29 March 2023	
	Check for updates	Neural networks based on memristive devices <sup>1,3</sup> have the ability to improve especially in edge applications <sup>2,3</sup> . Because training and energy, it is impractical to do it individually on billions of memristive neural networks distributed at the edge. A practical approach would be to download the synaptic weights obtained from the cloud training and program them directly into memristors for the commercialization of edge applications. Some post-tuning in memristor conductance could be done afterwards or during applications to adapt to specific situations. Therefore, in neural network applications, memristors require high-precision programmability to guarantee uniform and accurate performance across a large number of memristive networks <sup>22,320</sup> . This requires many distinguishable conductance levels on each memoristive device, not only laboratory-made devices but also devices fabricated in factories. Analog memristors with many conductance levels achieved with memristors in fully integrated chips with 256 × 256 memristor arrays monolithically integrated on complementary metal-oxide-semiconductor (CMOS) circuits in a commercial foundry. We have identified the underlying physics that previously limited the number of conductance levels that could be achieved in memristors and developed electrical operation protocols to avoid such limitations. These results provide insights into the fundamental understanding of the microscopic picture of memristive switching as well as approaches to enable high-precision memristors for various applications.
		memristive switching as well as approaches to enable high-precision memristors for various applications.
STOWNED FILE TO CONDUCT AND ADDITION FOR CONCURSION ADDITION FOR ADDITION	Memristive-switching devices are known for dynamical range of conductance, which can lea discrete conductance levels. Different approache to accurately program the devices <sup>31</sup> . However, o than 200 conductance levels have been report than 200 conductance levels have been report than 200 conductance states in the dynami because a memristor is analog and can, in princi because a memristor is analog and can, in princi	

Nature | Vol 615 | 30 March 2023 | 823


Amberst, MA, USA

U.

incomplete channels, resulting in a strong reduction in fluctuation and a

"YetraMem, Fremont, CA, USA, "Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, Massachusetts Institute of Technology, Cambridge, MA, USA, "Ming Heieh Department of Electrical and Computer Engineering, "These authors contributed equality Mingri Rao, Heio Tang, Jangbin Wu, Wenhao Song <del>Pa</del>-mali: jipithuay@usc.edu un ersity of South California, Los Angeles I, CA, USA

We found that such fluctuation can be substantially suppressed, as shown in Fig. 1e,f, by applying appropriate electrical stimuli (called 'denoising processes). Notably, this denoising process does not require any extra circuitry beyond the usual read-and-program circuits. We incorporated the denoising process into device-tuning algorithms and



Article

substantial increase in memristor precision. The observed phenomena generally exist in a memristive-switching process with localized con-duction channels, and the insights can be applied to most memristive systems for scientific understanding and technological applications.

824 | Nature | Vol 615 | 30 March 2023

programmed by its 6-bit on-chip circuitry into 64 32 × 32 blocks, and each block is programmed into one of the 64 conductance levels. Each of the 256 × 256 memristors has been previously switched over one million cycles, demonstratio the high endurance and robustness of the devices. the resistance levels. Top in programmed by its 6-bit on The current of each state was read by a constant voltage (0.2 V). No large amplitude RTN was observed, and all of the states can be clearly distinguished. g. An individual memristor on the chip was tuned into 2.048 resistance levels by a high-resolution off-chip driving circuitry. and each resistance level was read by a d.c. voltage sweeping from 0 to 0.2 V. The target resistance was set from 50 µ5 to 4.14 µ5 with a 2 µ5 interval between neighbouring levels. All readings at 0.2 V. s than 1 μS from the target conductance. Bottom inset, magnification of sistance levels. Top inset, experimental results of an entire 256 × 256 array surating

P1 and Tasterve as the bottom electrode (IE) and top electrode (TE), respectively. Scale bars, 1 µm and 100 nm (inset). **4**, Magnification of the memrissor material stack. Scale bar, 5 nm. **e**, As-programmed (blue) and after-denoising (red) currents of a memristor are read by a constant voltage (0.2 V). The denoising process eliminated the large-amplitude RTN observed in the as-programmed state

fabricated by a commercial semiconductor manufacturer. c. High-resolution


n electron microscopy image of the cros

section

view of a memris

### Conductance levels and arrays on integrated chips

Memristors used in this study were fabricated on an eight-inch wafer by a commercial semiconductor manufacturer (Fig. 1b). Details about the




may be caused by charges occasionally trapping into certain defects and blocking conduction channels because of Coulomb screening<sup>4,4,8</sup> However, experiments that directly link trapped charges, conduction  $RTN^{\rm W}$  , which can be shown only when the measurement sampling rate is higher than the RTN frequency, as shown in Supplementary Fig. 3. It than does a reset operation. Such reading fluctuations mainly consist of random telegraph noise (RTN), which typically has step-like transiof a memristor are shown in Fig. 1c, and the crucial resistive switching layers are magnified in Fig. 1d. The elemental image produced by elec-tron energy-loss spectroscopy is shown in Supplementary Fig. 1. The may be caused by charges occas has been demonstrated previously by simulations that memristor RTN tions between two or more current levels at random time points under under a constant voltage) after a set or a reset operation is distributed level (characterized by the standard deviation of a measured current device, which consists of a Pt bottom electrode, a Ti/Ta top electrode Even fluctuations that do not seem step-like may in fact be made of a tive materials more generally<sup>35-36</sup>. The data also show that a set opera-tion tends to induce a larger fluctuation in an as-programmed state limits the applications of memristors, but is a characteristic of memris in a wide range (Supplementary Fig. 2). The result indicates that can be switched by applying either a sufficiently positive voltage (for set) or a negative voltage (for reset) to the top electrode. The fluctuation (<1 πm) so that they seem as a mixed layer rather than two separate continuous layers. When the bottom electrode is grounded, the device peripheral circuitry. The Al<sub>1</sub>O<sub>3</sub> and Tilayers are designed to be thin and a HPO<sub>2</sub>/AL<sub>2</sub>O<sub>3</sub> bilayer, was fabricated in a 240-nm via abov fabrication process are provided in the Methods. Cross-section views constant reading voltage. Such RTN generally exists in memristors bud ed state typically has large fluctuations. This considerably ethe CMOS

> is a critical issue for memristors in general, it has been unclear how to reduce the RTN in memristors. These experiments are important not only for understanding the physical origin of memristor RTN but also for revealing the entire microscopy picture of memristive switching and nrowling moscible contrions on bids memories or memristive switching and providing moscible contrions on bids memories or memristive switching and providing moscible contrions on bids memories or memories or the providence of the

the on-chip circuitry, the programming precision was limited by the pre cision of the on-chip analog-to-digital conversion peripheral circuitry We discovered that the fluctuation level could be greatly reduced by applying small voltage pulses with optimized amplitude and width. An example is given in Fig. Ic, in which an as-programmed state with a in Fig. 1g (top inset) and Supplementary Fig. 7. For demonstrations using on-chip circuitry. The experimentally programmed patterns are shown in the array-level programming of an entire 256 × 256 array using the ing considerable programming uniformity across the entire wafer, as shown in Supplementary Fig. 6. We further used the denoising process from multiple chips of an 8-inch wafer were measured, demonstratfor 1,000 s. The current fluctuation of every state is within 0.4 µA, cor linearity of each state. Three nearest-neighbour states after denoising are shown in Fig. If, in which a constant voltage of 0.2 V reads each state with a 2-µS interval between every two neighbouring states. All states were read by a voltage sweeping from 0 to 0.2 V, as shown in Fig. 1g, the bottom inset to Fig. 1g shows magnification of the current-voltage curves, which show the well-distinguishable states and the marked in the states and the states are states as a state of the states and the marked in the states are states as a state of the states are states are states as a state of the states are states as a state of the states are states are states as a state of the states are stat devised to denoise, as shown in Supplementary Fig. 4, a single memris tor was tuned into 2.048 conductance states between 50 and 4.144  $\mu S$ high-conductance states is shown in Supplementary Fig. 5. Memristors in the neighbouring states. A magnification of the measurement at state (red) by denoising pulses. Using a three-level feedback algorithm considerable fluctuation (blue) was stabilized into a low and providing possible solutions to high-precision memristors ding to 2 µS in conductance. No significant overlap was observed -fluctuation

Nature | Vol 615 | 30 March 2023 | 825

channel(s) and RTN, and how to remove it, are missing. Although this



materials, the results indicate that the denoising step is an important, potentially essential, process for the training of memristive neural networks because unstable readings lead to incorrect outputs from the neural networks, and these cannot be compensated by adaptive the neural networks. in situ training. example, a TaO<sub>x</sub> based memristor, as shown in Supplementary Fig. 10. voltage is needed for denoising than is required for typical set or reset programming, the extra energy consumption is only a small fraction of the energy needed for programming. Further studies show that the denoising operation can also reduce RTN in other material stacks, for schematic of the driving circuits are shown in Supplementary Fig. 8. The extra system cost caused by the denoising process is estimated in Supplementary Information Section 9. Because a relatively smaller hich was 6-bit (64 levels) in this design. The testing set-up and the se reading noise has been observed in various resistive switching

### Conduction channel evolution in denoising processes

the surrounding regions. Details of the measurement are provided in the Methods and Supplementary Fig. 11. A customized device was fabricated for the C-AFM measurements. A schematic of fis structure is shown in Fig. 2a. To use the Pr-coated C-AFM tip as the top felectrode. the device was designed to have a reversed structure compared with that of the standard device shown in Fig. 1d. By grounding the bottom electrode and applying a voltage to the top electrode, the device can be tends to set the device. Denoising operations were also successfully Deciphering the underlying reason for the above results is essential for finding a reliable solution to the problem of unstable conduct-ance states and understanding the dynamic process of memristive switching. Visualizing the evolution of conduction channels during electrical operations is informative for this purpose<sup>19-47</sup>. We used C AFM electrical operations is informative for this purpose<sup>39–42</sup>. We used C-AFM to precisely locate the active conduction channel(s) and scan all of rated as our standard device with opposite voltage polarities – that positive voltage tends to reset the device, and a negative voltage

826 | Nature | Vol 615 | 30 March 2023

It should be noted that the seemingly isolated island(s) may or may not be electrically connected with the main conduction channel beneath the surface. However, this does not change the denoising mechanisms or operation protocols the former without affecting the latter by using appr stimuli. Further studies suggest that this is a genera by eliminating incomplete channels (by either removing or complet-ing them). Incomplete channels are more sensitive to voltage stimuli compared with complete channels, which makes it possible to ture SrTiO<sub>3</sub> based resistive switching devices<sup>43</sup>. A memristor can be denoised be divided into two parts: the base conductance provided by com-plete channels and the RTN provided by incomplete channels. These incomplete channels had formed together with complete channels but were smaller in size. Such incomplete channels were also observed in (Fig. 2f.g) reduces the noise by removing the current dips in Fig. These results indicate that the conductance of an RTN-rich state can also be performed in other material stacks (Supplementary Fig. 12). the positive denoising voltage annihilates an islan channel (the 'complete' channel) remains nearly the same whereas results of Fig. 2c are shown in Fig. 2f.g. A comparison of the conduct ance maps in Fig. 2d, e reveals that the main part of the conduction incomplete' channel). By contrast, the negative den before (Fig. 2d) and after (Fig. 2e) denoising, and those for the reading erformed by C-AFM, as shown in Fig. 2b, c. The conductance scan ing results corresponding to the reading results of Fig. 2b are shown ggest that this is a general mechanism and oving the current dips in Fig. 2c. id-like channel (the opriate electrica Car

### Switching and denoising mechanisms

To understand the mechanism of denoising, we studied the microscopic origin of RTN in memristors. An important question is whether RTNs induced by an atomic effect or electronic effect. As shown in Supple-mentary Fig. 13, incomplete channels are consistently observed in a C-AFM scan when ever RTN is observed. Once incomplete channels are eliminated, the RTN disappears. This indicates that RTN is associated

#### Case 5:24-cv-07181-VKD Document 1 Filed 10/15/24 Page 56 of 66

Exhibit 3

### **Kramer** Levin

James Hannah Partner T 650.752.1712 jhannah@KRAMERLEVIN.com

> 333 Twin Dolphin Drive Redwood Shores, CA 94065 **T** 650.752.1700 **F** 650.752.1800

April 29, 2024

## By EMAIL AND OVERNIGHT DELIVERY

Xiaohua/Paul Huang P.O. Box 1639 Los Gatos, CA, 95301 Tel: (669) 273-5633 Email: <u>paul-huang03@outlook.com</u>

### Re: Xiaohua Huang v. TetraMem Inc. – Case No. 23-cv-04936-SVK

Dear Mr. Xiaohua/Paul Huang,

demonstrates that there is no infringement of your patents. disconcerting given the information that we have provided to you already that and April 27, and 28, 2024 emails regarding potentially filing another lawsuit very As you know, we represented TetraMem Inc. ("TetraMem") in the recent action entitled, *Xiaohua Huang v. TetraMem Inc.*, Case No. 23-cv-04936-SVK (N.D. Cal. 2023) ("Action"), which was closed on February 9, 2024. We found your February 12, 2024

purpose'. Dkt. Nos. 8, 10, and 15, 15-1 to 15-3. TetraMem's first Motion to Dismiss and Motion for an Award of Attorneys' Fees and raised therein were without any factual foundation, legally unreasonable, and frivolous. "Complaints") contained the same baseless allegations against TetraMem. Dkt. Nos. 1, Costs shows and supports that your pleadings were filed in bad faith for an improper Id. Also, the fact that you did not remedy any of the deficiencies highlighted in 1-1, and 15, 15-1 to 15-3. A sufficient investigation would have revealed that the claims For example, both your Complaint, and First Amended Complaint (the

chart" and allegations in the FAC failed to include any connection between any specific Patent RE45259. See e.g., Dkt. Nos. 1, 8, 10, 15. As an example, your purported "claim TetraMem's alleged accused devices include any of the main features of claim 29 of U.S. accused devices were never specifically identified in any of your Complaints, and none of Twombly/Iqbal's plausibility requirements. Id. Among other things, TetraMem's alleged The claims in your Complaint did not meet the basic requirements or

<sup>1</sup> See fn. 2.



feature of the accused product(s) to the claim language. Dkt. No. 15; Dkt. No. 15-2, Ex. X1 at 6-7.

products, as outlined in the table below. including any CAM designs or any main features of U.S. Patent RE45259 in its future TetraMem's ReRAM IP and chips are still in the development phase, and has no plan of has been developing technology for in-memory computing (IMC). Moreover, RE45259 primarily applies to content-addressable memory (CAM), whereas TetraMem TetraMem's accused devices are two totally different technologies. The U.S. Patent A reasonable pre-filing inquiry would demonstrate that U.S. Patent RE45259 and

			Circuit Output					Circuit Input		Circuit Type	
	2		Voltage, Logic Level			Transistor Gate	Voltage input applied to	Voltage, Logic Level	Addressable Memory)	CAM (Content	U.S. Patent RE45259
integration as a line output	multiplication. Each wire	Each 1T1R performs	Current, Analog	resistance switch)	transistor and one	memristor in 1T1R (one	Voltage input applied to	Voltage, Analog	Computing)	IMC (In-Memory	TetraMem

and 11 of Federal Rules of Civil Procedure. conducting a reasonable pre-suit investigation into the claim(s), as required by Rules 8(a) have a good faith basis for a patent infringement claim against TetraMem after TetraMem will be in violation of the Federal Rules of Civil Procedure, as you cannot Given the information that you have, any attempt to file another lawsuit against

Based on your pro se litigant's experience<sup>2</sup>, you certainly already know that:

demonstrate good faith attempts at supporting factual inferences); *Huang v. Huawei Techs. Co.*, No. 15-cv-01413-JRG, 2017 WL 1133201, at \*3 (E.D. Tex. Mar. 27, 2017) (sanctioning plaintiff for his "bad faith the local rules, failure to offer more than just boilerplate in the proposed amendments, and failure to infringement claims, despite "four opportunities to serve proper contentions . . . , multiple warnings and ample guidance from the district court."); *Huang v. Open-Silicon, Inc.*, No. 18-cv-00707-JSW, 2018 U.S. Dist. LEXIS 221487 (N.D. Cal Aug. 27, 2018) (denying plaintiff's motion to amend for failure to follow 2 and an abuse of the judicial process"). local rules of court—despite being given multiple opportunities to do so"); *Huang v. MediaTek USA, Inc.*, 815 F. App'x 521, 525 (Fed. Cir. 2020) (affirming district court's dismissal of plaintiff's pro se which include citations to plaintiff's history of vexatious conduct and inability to follow the federal and Cal. Dec. 15, 2020) (noting in footnote 5 "other patent cases plaintiff ha[d] brought as a pro se litigant, Xiaohua Huang v. Genesis Glob. Hardware, Inc., No. 2:20-cv-1713-JAM-KJN, Dkt. No. 33 at 7 n.5 (E.D.



investigation or discovery." Rule 11 of Federal Rules of Civil Procedure nonfrivolous argument for extending, modifying, or reversing existing litigation," (2) "the claims ... are warranted by existing law or by a performed "an inquiry reasonable under the circumstances" such that he can 1361, 1366-67 (Fed. Cir. 2012) (citing Fed. R. Civ. P. 11(b)(1)-(3)). ("Rule 11"); Raylon, LLC v. Complus Data Innovations, Inc., 700 F.3d have to harass, pleading, motion, or other paper before the court certify that he has law;" (3) "the factual contentions have evidentiary support or, ... will likely verify that (1) "it is not being presented for any improper purpose, such as Rule 11 evidentiary support after a reasonable expressly requires that an unrepresented party presenting a cause unnecessary delay, or needlessly increase the cost of opportunity for further

and defenses they knew or should have known to be meritless.")<sup>3</sup>. blunders," but rather, they "advanced baseless claims and positions, and pursued claims attorney fees under Section 285 where the defendants' conduct was "not just tactical 00106-REB-KLM, 2019 WL 1375675, at \*16 (D. Colo. Mar. 27, 2019) (granting violation of Rule 11. See Hunter Douglas Inc. v. Great Lake Woods, Inc., No. 15-cv-TetraMem would be forced to pursue remedies available to it if there is another

including attorneys' fees and costs, pursuant to Rule 11, and 35 U.S.C. § 285 litigation, TetraMem will have no choice but to pursue all available remedies against you, Motions<sup>4</sup>, would be "exceptional" under Section 35. U.S.C. § infringement, particularly one with the same deficiencies highlighted in TetraMem's litigation between the parties. Filing yet another complaint against TetraMem for patent Given the dismissal of the previous Action, there should not be any further 285. If it comes to another

Sincerely

James Hannah

<sup>&</sup>lt;sup>4</sup> Dkt. Nos. 8, 10, 20, 28, and 32. attorney fees under Section 285 against pro se litigants); Finch v. Hughes Aircraft Co., 926 F.2d 1574. <sup>3</sup> See also Harris Research, Inc. v. Perrine, No. 1:05-cv-136 CW, 2009 WL 1457674, at \*9 (D. Utah May 22, 2009), report and recommendation adopted, 2010 WL 936071 (D. Utah Mar. 15, 2010) (granting whose improper conduct may be attributed to ignorance of the law and proper procedures, this and other circuits have imposed sanctions in cases where even a nonlawyer should have been aware that his 1582 (Fed. Cir. 1991) ("While courts are particularly cautious about imposing sanctions on a pro se litigant

#### Case 5:24-cv-07181-VKD Document 1 Filed 10/15/24 Page 60 of 66

Exhibit 4

### **Exhibit** 4

### in Exhibit 3 Plaintiff's response to Defendant's letter

### Dear Mr. Hannah,

The following is my response to the letter in April 29, 2024.

se litigant and the forged "so called evidence" to further cheat the Court. The argument in the letter on April 29, 2024 is nothing but cheating to fool the pro

- (1) The claim is not limited to one embodiment, see Exhibit 5 of USPTO claim and the ReRAM of TeTraMem (1T and 1R structure) read the claim 29 of structure, because the reading operation of ReRAM of 1Rand 1T structure are RE45259. ReRAM of TeTraMem (1T and 1R structure) is consistent with my complaint read on by the claim 29 of RE45259. The letter further confirm that the preamble, the claim cover the other circuits such as ReRAM of 1Rand 1T is not limited to any one embodiment in RE45259, TCAM is the example and resistor , 1 transistor) ReMAM as in my complaint. The claim 29 of RE45259 rule, the claim 29 of RE45259 read the ReRAM as you stated 1R, 1T (1
- 2 The letter accused me with my past cases. I do not want to argue it here, the descendants will suffer for their conducts. oath to the GOD, GOD will not like their conducts, their family and personals accused me with those cases are not only cheater, but violated their

but evilly cheating. I do not believe the letter was written by you, the letter is nothing

still used the previous cases to cheating, defaming to harm me and to cheat I will refile the complaint against TeTraMem. The letter of April 29, 2024

because the ultimate justice is guaranteed by GOD. further cheating conducts will have your descendants suffer your conducts, the Judge. Please stop doing so, merely for some extra incomes, to avoid your

Regards

/s/ Xiaohua Huang (Paul)

**Exhibit 5** 

**Claim interpretation** 

# 2111 Claim Interpretation; Broadest Reasonable Interpretation [R-10.2019]

### INTERPRETATION IN LIGHT OF THE SPECIFICATION CLAIMS MUST BE GIVEN THEIR BROADEST REASONABLE

en banc decision in Phillips v. AWH Corp., 415 F.3d 1303, 1316, 75 USPQ2d 1321, reasonable interpretation" standard: reasonable interpretation consistent with the specification." The Federal Circuit's During patent examination, the pending claims must be "given their broadest 1329 (Fed. Cir. 2005) expressly recognized that the USPTO employs the "broadest

in the remainder of the specification and the terms and phrases used in the claims the PTO require that application claims must "conform to the invention as set forth interpreted by one of ordinary skill in the art." In re Am. Acad. of Sci. Tech. Ctr., their broadest reasonable construction "in light of the specification as it would be applications not solely on the basis of the claim language, but upon giving claims CFR 1.75(d)(1). of the terms in the claims may be ascertainable by reference to the description." 37 must find clear support or antecedent basis in the description so that the meaning 367 F.3d 1359, 1364[, 70 USPQ2d 1827, 1830] (Fed. Cir. 2004). Indeed, the rules of The Patent and Trademark Office ("PTO") determines the scope of claims in patent

2000). (Fed. Cir. 2010); In re Hyatt, 211 F.3d 1367, 1372, 54 USPQ2d 1664, 1667 (Fed. Cir. See also In re Suitco Surface, Inc., 603 F.3d 1255, 1259, 94 USPQ2d 1640, 1643

the same manner as the courts. In re Morris, 127 F.3d 1048, 1054, 44 USPQ2d allowed in an effort to establish a clean record of what applicant intends to claim. terms in the broadest reasonable manner during prosecution as is reasonably fully developed prosecution record. In contrast, an examiner must construe claim 1321-22 (Fed. Cir. 1989). 1023, 1028 (Fed. Cir. 1997); In re Zletz, 893 F.2d 319, 321-22, 13 USPQ2d 1320 Thus, the Office does not interpret claims when examining patent applications in proceedings involving infringement and validity, and can be interpreted based on a Patented claims are not given the broadest reasonable interpretation during court may be afforded by the written description contained in applicant's specification."). taking into account whatever enlightenment by way of definitions or otherwise that their ordinary usage as they would be understood by one of ordinary skill in the art, verbiage of the proposed claims the broadest reasonable meaning of the words in would interpret claims in an infringement suit. Rather, the "PTO applies to prosecution, to interpret claims in applications in the same manner as a court claim.). See also In re Morris, 127 F.3d 1048, 1054-55, 44 USPQ2d 1023, 1027-28 the impermissible importation of subject matter from the specification into the (Fed. Cir. 1997) (The court held that the USPTO is not required, in the course of basis in the claim." The court found that applicant was advocating the latter, i.e., scope of the claim by implicitly adding disclosed limitations which have no express from 'reading limitations of the specification into a claim,' to thereby narrow the thereby interpret limitations explicitly recited in the claim, is a quite different thing machine. The court explained that "reading a claim in light of the specification, to machine to carry out the process since the claim did not explicitly set forth the and paper markings. The court agreed that the claim was not limited to using a explained that the claim was anticipated by a mental process augmented by pencil data to a mathematical manipulation. The examiner made rejections under 35 a gas. The process comprised selecting the data to be analyzed by subjecting the directed to a process of analyzing data generated by mass spectrographic analysis of claims must be interpreted as broadly as their terms reasonably allow."); In re U.S.C. 101 and 35 U.S.C. 102. In the 35 U.S.C. 102 rejection, the examiner the claim, once issued, will be interpreted more broadly than is justified. In re giving a claim its broadest reasonable interpretation will reduce the possibility that Prater, 415 F.2d 1393, 1404-05, 162 USPQ 541, 550-51 (CCPA 1969) (Claim 9 was USPQ2d 1320, 1322 (Fed. Cir. 1989) ("During patent examination the pending Yamamoto, 740 F.2d 1569, 1571 (Fed. Cir. 1984); In re Zletz, 893 F.2d 319, 321, 13 Because applicant has the opportunity to amend the claims during prosecution,

special definition in the specification), and must be consistent with the use of the skilled in the art would reach. In re Cortright, 165 F.3d 1353, 1359, 49 USPQ2d interpretation of the claims must be consistent with the interpretation that those claim term in the specification and drawings. Further, the broadest reasonable interpretation. Rather, the meaning given to a claim term must be consistent with 1464, 1468 (Fed. Cir. 1999) (The Board's construction of the claim limitation the ordinary and customary meaning of the term (unless the term has been given a The broadest reasonable interpretation does not mean the broadest possible

a claim should be what would be reasonable from the perspective of one of ordinary analogous arts using the same phrase to require only some increase in hair growth, consistent with applicant's disclosure and the disclosure of three patents from "restore hair growth" as requiring the hair to be returned to its original state was experienced in the field of polyurethane foams know that a flexible mixture is 1367, 84 USPQ2d at 1751. Persuasive argument was presented that persons equated a "flexible" foam with a crushed "rigid" foam was not reasonable. Id. at USPQ2d at 1750. The Federal Circuit found that the Board's interpretation that comprising a flexible polyurethane foam reaction mixture. 504 F.3d at 1365, 84 2007). In Buszard, the claim was directed to a flame retardant composition 1644 (Fed. Cir. 2010); In re Buszard, 504 F.3d 1364, 84 USPQ2d 1749 (Fed. Cir. skill in the art. In re Suitco Surface, Inc., 603 F.3d 1255, 1260, 94 USPQ2d 1640, produce a full head of hair.). Thus the focus of the inquiry regarding the meaning of method increases the amount of hair grown on the scalp, but does not necessarily one of ordinary skill would construe "restore hair growth" to mean that the claimed held to be an incorrect interpretation of the limitation. The court held that, different than a rigid foam mixture. Id. at 1366, 84 USPQ2d at 1751.