US 7,777,557 B2
BOOSTER CIRCUITGeneral
US 7,777,557 B2
BOOSTER CIRCUIT
Tech Center:
2800 Semiconductors/Memory, Circuits/Measuring and Testing, Optics/Photocopying, Printing/Measuring and Testing
Examiner:
Jeffrey S Zweizig
Art Unit:
2816 Semiconductors/Memory
Inventors:
Seiji YAMAHIRA
Assignee:
Priority:
01/17/08
Filed:
01/17/08
Granted:
08/17/10
Expiration:
06/12/28
Abstract
A boosting circuit comprises a first boosting cell row and a second boosting cell row. The boosting circuit further comprises an analog comparison circuit for comparing the potential of boosting cells on the same stage, and selecting and outputting the lower or higher of the potentials. The potential of an N well is controlled using the output potential of the analog comparison circuit. Thereby, the amplitude of an N well potential can be suppressed, and a single N well region can be shared.
Cooperative Patent Classification (CPC)
H02H02M3/073H02MG11C5/145G11C